Rev 590 | Rev 703 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 590 | Rev 614 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | 29 | ||
30 | #include <arch.h> |
30 | #include <arch.h> |
31 | #include <arch/cp0.h> |
31 | #include <arch/cp0.h> |
32 | #include <arch/exception.h> |
32 | #include <arch/exception.h> |
33 | #include <arch/asm.h> |
33 | #include <arch/asm.h> |
34 | #include <mm/vm.h> |
34 | #include <mm/vm.h> |
35 | 35 | ||
36 | #include <userspace.h> |
36 | #include <userspace.h> |
37 | #include <arch/console.h> |
37 | #include <arch/console.h> |
38 | #include <memstr.h> |
38 | #include <memstr.h> |
39 | #include <proc/thread.h> |
39 | #include <proc/thread.h> |
40 | #include <print.h> |
40 | #include <print.h> |
41 | 41 | ||
42 | #include <arch/interrupt.h> |
42 | #include <arch/interrupt.h> |
43 | #include <arch/drivers/arc.h> |
43 | #include <arch/drivers/arc.h> |
44 | #include <console/chardev.h> |
44 | #include <console/chardev.h> |
- | 45 | #include <arch/debugger.h> |
|
45 | 46 | ||
46 | #include <arch/asm/regname.h> |
47 | #include <arch/asm/regname.h> |
47 | 48 | ||
48 | /* Size of the code jumping to the exception handler code |
49 | /* Size of the code jumping to the exception handler code |
49 | * - J+NOP |
50 | * - J+NOP |
50 | */ |
51 | */ |
51 | #define EXCEPTION_JUMP_SIZE 8 |
52 | #define EXCEPTION_JUMP_SIZE 8 |
52 | 53 | ||
53 | #define TLB_EXC ((char *) 0x80000000) |
54 | #define TLB_EXC ((char *) 0x80000000) |
54 | #define NORM_EXC ((char *) 0x80000180) |
55 | #define NORM_EXC ((char *) 0x80000180) |
55 | #define CACHE_EXC ((char *) 0x80000100) |
56 | #define CACHE_EXC ((char *) 0x80000100) |
56 | 57 | ||
57 | void arch_pre_mm_init(void) |
58 | void arch_pre_mm_init(void) |
58 | { |
59 | { |
59 | /* It is not assumed by default */ |
60 | /* It is not assumed by default */ |
60 | interrupts_disable(); |
61 | interrupts_disable(); |
61 | 62 | ||
62 | /* Initialize dispatch table */ |
63 | /* Initialize dispatch table */ |
63 | exception_init(); |
64 | exception_init(); |
64 | interrupt_init(); |
65 | interrupt_init(); |
65 | 66 | ||
66 | arc_init(); |
67 | arc_init(); |
67 | 68 | ||
68 | /* Copy the exception vectors to the right places */ |
69 | /* Copy the exception vectors to the right places */ |
69 | memcpy(TLB_EXC, (char *)tlb_refill_entry, EXCEPTION_JUMP_SIZE); |
70 | memcpy(TLB_EXC, (char *)tlb_refill_entry, EXCEPTION_JUMP_SIZE); |
70 | memcpy(NORM_EXC, (char *)exception_entry, EXCEPTION_JUMP_SIZE); |
71 | memcpy(NORM_EXC, (char *)exception_entry, EXCEPTION_JUMP_SIZE); |
71 | memcpy(CACHE_EXC, (char *)cache_error_entry, EXCEPTION_JUMP_SIZE); |
72 | memcpy(CACHE_EXC, (char *)cache_error_entry, EXCEPTION_JUMP_SIZE); |
72 | 73 | ||
73 | /* |
74 | /* |
74 | * Switch to BEV normal level so that exception vectors point to the kernel. |
75 | * Switch to BEV normal level so that exception vectors point to the kernel. |
75 | * Clear the error level. |
76 | * Clear the error level. |
76 | */ |
77 | */ |
77 | cp0_status_write(cp0_status_read() & ~(cp0_status_bev_bootstrap_bit|cp0_status_erl_error_bit)); |
78 | cp0_status_write(cp0_status_read() & ~(cp0_status_bev_bootstrap_bit|cp0_status_erl_error_bit)); |
78 | 79 | ||
79 | /* |
80 | /* |
80 | * Mask all interrupts |
81 | * Mask all interrupts |
81 | */ |
82 | */ |
82 | cp0_mask_all_int(); |
83 | cp0_mask_all_int(); |
83 | /* |
84 | /* |
84 | * Unmask hardware clock interrupt. |
85 | * Unmask hardware clock interrupt. |
85 | */ |
86 | */ |
86 | cp0_unmask_int(TIMER_IRQ); |
87 | cp0_unmask_int(TIMER_IRQ); |
87 | 88 | ||
88 | /* |
89 | /* |
89 | * Start hardware clock. |
90 | * Start hardware clock. |
90 | */ |
91 | */ |
91 | cp0_compare_write(cp0_compare_value + cp0_count_read()); |
92 | cp0_compare_write(cp0_compare_value + cp0_count_read()); |
92 | 93 | ||
93 | console_init(); |
94 | console_init(); |
- | 95 | debugger_init(); |
|
94 | arc_print_memory_map(); |
96 | arc_print_memory_map(); |
95 | arc_print_devices(); |
97 | arc_print_devices(); |
96 | } |
98 | } |
97 | 99 | ||
98 | void arch_post_mm_init(void) |
100 | void arch_post_mm_init(void) |
99 | { |
101 | { |
100 | } |
102 | } |
101 | 103 | ||
102 | void arch_pre_smp_init(void) |
104 | void arch_pre_smp_init(void) |
103 | { |
105 | { |
104 | } |
106 | } |
105 | 107 | ||
106 | void arch_post_smp_init(void) |
108 | void arch_post_smp_init(void) |
107 | { |
109 | { |
108 | } |
110 | } |
109 | 111 | ||
110 | void userspace(void) |
112 | void userspace(void) |
111 | { |
113 | { |
112 | /* EXL=1, UM=1, IE=1 */ |
114 | /* EXL=1, UM=1, IE=1 */ |
113 | cp0_status_write(cp0_status_read() | (cp0_status_exl_exception_bit | |
115 | cp0_status_write(cp0_status_read() | (cp0_status_exl_exception_bit | |
114 | cp0_status_um_bit | |
116 | cp0_status_um_bit | |
115 | cp0_status_ie_enabled_bit)); |
117 | cp0_status_ie_enabled_bit)); |
116 | 118 | ||
117 | cp0_epc_write(UTEXT_ADDRESS); |
119 | cp0_epc_write(UTEXT_ADDRESS); |
118 | userspace_asm(USTACK_ADDRESS+PAGE_SIZE); |
120 | userspace_asm(USTACK_ADDRESS+PAGE_SIZE); |
119 | while (1) |
121 | while (1) |
120 | ; |
122 | ; |
121 | } |
123 | } |
122 | 124 | ||
123 | /* Stack pointer saved when entering user mode */ |
125 | /* Stack pointer saved when entering user mode */ |
124 | /* TODO: How do we do it on SMP system???? */ |
126 | /* TODO: How do we do it on SMP system???? */ |
125 | __address supervisor_sp; |
127 | __address supervisor_sp; |
126 | 128 | ||
127 | void before_thread_runs_arch(void) |
129 | void before_thread_runs_arch(void) |
128 | { |
130 | { |
129 | supervisor_sp = (__address) &THREAD->kstack[THREAD_STACK_SIZE-SP_DELTA]; |
131 | supervisor_sp = (__address) &THREAD->kstack[THREAD_STACK_SIZE-SP_DELTA]; |
130 | } |
132 | } |
131 | 133 |