Rev 341 | Rev 391 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 341 | Rev 389 | ||
|---|---|---|---|
| 1 | /* |
1 | /* |
| 2 | * Copyright (C) 2003-2004 Jakub Jermar |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
| 3 | * All rights reserved. |
3 | * All rights reserved. |
| 4 | * |
4 | * |
| 5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
| 6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
| 7 | * are met: |
7 | * are met: |
| 8 | * |
8 | * |
| 9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
| 10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
| 11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
| 12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
| 13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
| 14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
| 15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
| 16 | * |
16 | * |
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 27 | */ |
27 | */ |
| 28 | 28 | ||
| 29 | #ifndef __mips32_TLB_H__ |
29 | #ifndef __mips32_TLB_H__ |
| 30 | #define __mips32_TLB_H__ |
30 | #define __mips32_TLB_H__ |
| 31 | 31 | ||
| 32 | #include <arch/exception.h> |
32 | #include <arch/exception.h> |
| 33 | 33 | ||
| - | 34 | #define TLB_SIZE 48 |
|
| - | 35 | ||
| - | 36 | #define TLB_WIRED 1 |
|
| - | 37 | #define TLB_KSTACK_WIRED_INDEX 0 |
|
| - | 38 | ||
| - | 39 | #define TLB_PAGE_MASK_16K (0x3<<13) |
|
| - | 40 | ||
| 34 | #define PAGE_UNCACHED 2 |
41 | #define PAGE_UNCACHED 2 |
| 35 | #define PAGE_CACHEABLE_EXC_WRITE 5 |
42 | #define PAGE_CACHEABLE_EXC_WRITE 5 |
| 36 | 43 | ||
| 37 | struct entry_lo { |
44 | struct entry_lo { |
| 38 | unsigned g : 1; /* global bit */ |
45 | unsigned g : 1; /* global bit */ |
| 39 | unsigned v : 1; /* valid bit */ |
46 | unsigned v : 1; /* valid bit */ |
| 40 | unsigned d : 1; /* dirty/write-protect bit */ |
47 | unsigned d : 1; /* dirty/write-protect bit */ |
| 41 | unsigned c : 3; /* cache coherency attribute */ |
48 | unsigned c : 3; /* cache coherency attribute */ |
| 42 | unsigned pfn : 24; /* frame number */ |
49 | unsigned pfn : 24; /* frame number */ |
| 43 | unsigned : 2; |
50 | unsigned : 2; |
| 44 | } __attribute__ ((packed)); |
51 | } __attribute__ ((packed)); |
| 45 | 52 | ||
| 46 | struct entry_hi { |
53 | struct entry_hi { |
| 47 | unsigned asid : 8; |
54 | unsigned asid : 8; |
| 48 | unsigned : 4; |
55 | unsigned : 4; |
| 49 | unsigned g : 1; |
56 | unsigned g : 1; |
| 50 | unsigned vpn2 : 19; |
57 | unsigned vpn2 : 19; |
| 51 | } __attribute__ ((packed)); |
58 | } __attribute__ ((packed)); |
| 52 | 59 | ||
| 53 | struct page_mask { |
60 | struct page_mask { |
| 54 | unsigned : 13; |
61 | unsigned : 13; |
| 55 | unsigned mask : 12; |
62 | unsigned mask : 12; |
| 56 | unsigned : 7; |
63 | unsigned : 7; |
| 57 | } __attribute__ ((packed)); |
64 | } __attribute__ ((packed)); |
| 58 | 65 | ||
| 59 | struct tlb_entry { |
66 | struct tlb_entry { |
| 60 | struct entry_lo lo0; |
67 | struct entry_lo lo0; |
| 61 | struct entry_lo lo1; |
68 | struct entry_lo lo1; |
| 62 | struct entry_hi hi; |
69 | struct entry_hi hi; |
| 63 | struct page_mask mask; |
70 | struct page_mask mask; |
| 64 | } __attribute__ ((packed)); |
71 | } __attribute__ ((packed)); |
| 65 | 72 | ||
| 66 | typedef struct entry_lo pte_t; |
73 | typedef struct entry_lo pte_t; |
| 67 | 74 | ||
| - | 75 | /** Read Indexed TLB Entry |
|
| - | 76 | * |
|
| - | 77 | * Read Indexed TLB Entry. |
|
| - | 78 | */ |
|
| - | 79 | static inline void tlbr(void) |
|
| - | 80 | { |
|
| - | 81 | __asm__ volatile ("tlbr\n\t"); |
|
| - | 82 | } |
|
| - | 83 | ||
| - | 84 | /** Write Indexed TLB Entry |
|
| - | 85 | * |
|
| - | 86 | * Write Indexed TLB Entry. |
|
| - | 87 | */ |
|
| - | 88 | static inline void tlbwi(void) |
|
| - | 89 | { |
|
| - | 90 | __asm__ volatile ("tlbwi\n\t"); |
|
| - | 91 | } |
|
| - | 92 | ||
| - | 93 | /** Write Random TLB Entry |
|
| - | 94 | * |
|
| - | 95 | * Write Random TLB Entry. |
|
| - | 96 | */ |
|
| - | 97 | static inline void tlbwr(void) |
|
| - | 98 | { |
|
| - | 99 | __asm__ volatile ("tlbwr\n\t"); |
|
| - | 100 | } |
|
| - | 101 | ||
| 68 | extern void tlb_invalid(struct exception_regdump *pstate); |
102 | extern void tlb_invalid(struct exception_regdump *pstate); |
| 69 | extern void tlb_refill(struct exception_regdump *pstate); |
103 | extern void tlb_refill(struct exception_regdump *pstate); |
| - | 104 | extern void tlb_modified(struct exception_regdump *pstate); |
|
| 70 | 105 | ||
| 71 | #endif |
106 | #endif |
| 72 | 107 | ||