Rev 73 | Rev 80 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 73 | Rev 75 | ||
|---|---|---|---|
| 1 | /* |
1 | /* |
| 2 | # |
2 | # |
| 3 | # Copyright (C) 2005 Jakub Vana |
3 | # Copyright (C) 2005 Jakub Vana |
| 4 | # All rights reserved. |
4 | # All rights reserved. |
| 5 | # |
5 | # |
| 6 | # Redistribution and use in source and binary forms, with or without |
6 | # Redistribution and use in source and binary forms, with or without |
| 7 | # modification, are permitted provided that the following conditions |
7 | # modification, are permitted provided that the following conditions |
| 8 | # are met: |
8 | # are met: |
| 9 | # |
9 | # |
| 10 | # - Redistributions of source code must retain the above copyright |
10 | # - Redistributions of source code must retain the above copyright |
| 11 | # notice, this list of conditions and the following disclaimer. |
11 | # notice, this list of conditions and the following disclaimer. |
| 12 | # - Redistributions in binary form must reproduce the above copyright |
12 | # - Redistributions in binary form must reproduce the above copyright |
| 13 | # notice, this list of conditions and the following disclaimer in the |
13 | # notice, this list of conditions and the following disclaimer in the |
| 14 | # documentation and/or other materials provided with the distribution. |
14 | # documentation and/or other materials provided with the distribution. |
| 15 | # - The name of the author may not be used to endorse or promote products |
15 | # - The name of the author may not be used to endorse or promote products |
| 16 | # derived from this software without specific prior written permission. |
16 | # derived from this software without specific prior written permission. |
| 17 | # |
17 | # |
| 18 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
| 19 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
| 20 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
| 21 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
| 22 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
| 23 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
| 24 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
| 25 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 26 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
| 27 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 28 | # |
28 | # |
| 29 | */ |
29 | */ |
| 30 | 30 | ||
| 31 | #include <fpu_context.h> |
31 | #include <fpu_context.h> |
| 32 | #include <arch.h> |
32 | #include <arch.h> |
| 33 | #include <cpu.h> |
33 | #include <cpu.h> |
| 34 | 34 | ||
| 35 | 35 | ||
| 36 | void fpu_context_save(fpu_context_t *fctx) |
36 | void fpu_context_save(fpu_context_t *fctx) |
| 37 | { |
37 | { |
| 38 | } |
38 | } |
| 39 | 39 | ||
| 40 | 40 | ||
| 41 | void fpu_context_restore(fpu_context_t *fctx) |
41 | void fpu_context_restore(fpu_context_t *fctx) |
| 42 | { |
42 | { |
| 43 | if(THREAD==CPU->arch.fpu_owner) {reset_TS_flag(); } |
43 | if(THREAD==CPU->fpu_owner) {reset_TS_flag(); } |
| 44 | else {set_TS_flag(); ((CPU->arch).fpu_owner)->fpu_context_engaged=1;} |
44 | else {set_TS_flag(); (CPU->fpu_owner)->fpu_context_engaged=1;} |
| 45 | } |
45 | } |
| 46 | 46 | ||
| 47 | 47 | ||
| 48 | void fpu_lazy_context_save(fpu_context_t *fctx) |
48 | void fpu_lazy_context_save(fpu_context_t *fctx) |
| 49 | { |
49 | { |
| 50 | asm( |
50 | asm( |
| 51 | "mov %0,%%eax;" |
51 | "mov %0,%%eax;" |
| 52 | "fxsave (%%eax);" |
52 | "fxsave (%%eax);" |
| 53 | "ret;" |
53 | "ret;" |
| 54 | :"=m"(fctx) |
54 | :"=m"(fctx) |
| 55 | : |
55 | : |
| 56 | :"%eax" |
56 | :"%eax" |
| 57 | ); |
57 | ); |
| 58 | } |
58 | } |
| 59 | 59 | ||
| 60 | void fpu_lazy_context_restore(fpu_context_t *fctx) |
60 | void fpu_lazy_context_restore(fpu_context_t *fctx) |
| 61 | { |
61 | { |
| 62 | asm( |
62 | asm( |
| 63 | "mov %0,%%eax;" |
63 | "mov %0,%%eax;" |
| 64 | "fxrstor (%%eax);" |
64 | "fxrstor (%%eax);" |
| 65 | "ret;" |
65 | "ret;" |
| 66 | :"=m"(fctx) |
66 | :"=m"(fctx) |
| 67 | : |
67 | : |
| 68 | :"%eax" |
68 | :"%eax" |
| 69 | ); |
69 | ); |
| 70 | } |
70 | } |
| 71 | 71 | ||
| 72 | void fpu_init(void) |
72 | void fpu_init(void) |
| 73 | { |
73 | { |
| 74 | asm( |
74 | asm( |
| 75 | "fninit;" |
75 | "fninit;" |
| 76 | ); |
76 | ); |
| 77 | } |
77 | } |
| 78 | 78 | ||
| 79 | 79 | ||