Subversion Repositories HelenOS-historic

Rev

Rev 534 | Rev 958 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 534 Rev 576
1
/*
1
/*
2
 * Copyright (C) 2001-2004 Jakub Jermar
2
 * Copyright (C) 2001-2004 Jakub Jermar
3
 * All rights reserved.
3
 * All rights reserved.
4
 *
4
 *
5
 * Redistribution and use in source and binary forms, with or without
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
6
 * modification, are permitted provided that the following conditions
7
 * are met:
7
 * are met:
8
 *
8
 *
9
 * - Redistributions of source code must retain the above copyright
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
15
 *   derived from this software without specific prior written permission.
16
 *
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
27
 */
28
 
28
 
29
#include <arch/i8259.h>
29
#include <arch/i8259.h>
30
#include <cpu.h>
30
#include <cpu.h>
31
#include <arch/types.h>
31
#include <arch/types.h>
32
#include <arch/asm.h>
32
#include <arch/asm.h>
33
#include <arch.h>
33
#include <arch.h>
34
#include <print.h>
34
#include <print.h>
-
 
35
#include <interrupt.h>
35
 
36
 
36
/*
37
/*
37
 * This is the PIC driver.
38
 * This is the PIC driver.
38
 * Programmable Interrupt Controller for UP systems.
39
 * Programmable Interrupt Controller for UP systems.
39
 */
40
 */
40
 
41
 
-
 
42
static void pic_spurious(int n, void *stack);
-
 
43
 
41
void i8259_init(void)
44
void i8259_init(void)
42
{
45
{
43
    /* ICW1: this is ICW1, ICW4 to follow */
46
    /* ICW1: this is ICW1, ICW4 to follow */
44
    outb(PIC_PIC0PORT1, PIC_ICW1 | PIC_NEEDICW4);
47
    outb(PIC_PIC0PORT1, PIC_ICW1 | PIC_NEEDICW4);
45
 
48
 
46
    /* ICW2: IRQ 0 maps to INT IRQBASE */
49
    /* ICW2: IRQ 0 maps to INT IRQBASE */
47
    outb(PIC_PIC0PORT2, IVT_IRQBASE);
50
    outb(PIC_PIC0PORT2, IVT_IRQBASE);
48
 
51
 
49
    /* ICW3: pic1 using IRQ IRQ_PIC1 */
52
    /* ICW3: pic1 using IRQ IRQ_PIC1 */
50
    outb(PIC_PIC0PORT2, 1 << IRQ_PIC1);
53
    outb(PIC_PIC0PORT2, 1 << IRQ_PIC1);
51
 
54
 
52
    /* ICW4: i8086 mode */
55
    /* ICW4: i8086 mode */
53
    outb(PIC_PIC0PORT2, 1);
56
    outb(PIC_PIC0PORT2, 1);
54
 
57
 
55
    /* ICW1: ICW1, ICW4 to follow */
58
    /* ICW1: ICW1, ICW4 to follow */
56
    outb(PIC_PIC1PORT1, PIC_ICW1 | PIC_NEEDICW4);
59
    outb(PIC_PIC1PORT1, PIC_ICW1 | PIC_NEEDICW4);
57
 
60
 
58
    /* ICW2: IRQ 8 maps to INT (IVT_IRQBASE + 8) */
61
    /* ICW2: IRQ 8 maps to INT (IVT_IRQBASE + 8) */
59
    outb(PIC_PIC1PORT2, IVT_IRQBASE + 8);
62
    outb(PIC_PIC1PORT2, IVT_IRQBASE + 8);
60
 
63
 
61
    /* ICW3: pic1 is known as IRQ_PIC1 */
64
    /* ICW3: pic1 is known as IRQ_PIC1 */
62
    outb(PIC_PIC1PORT2, IRQ_PIC1);
65
    outb(PIC_PIC1PORT2, IRQ_PIC1);
63
 
66
 
64
    /* ICW4: i8086 mode */
67
    /* ICW4: i8086 mode */
65
    outb(PIC_PIC1PORT2, 1);
68
    outb(PIC_PIC1PORT2, 1);
66
 
69
 
67
    /*
70
    /*
68
     * Register interrupt handler for the PIC spurious interrupt.
71
     * Register interrupt handler for the PIC spurious interrupt.
69
     */
72
     */
70
    trap_register(VECTOR_PIC_SPUR, pic_spurious);  
73
    exc_register(VECTOR_PIC_SPUR, "pic_spurious", pic_spurious);   
71
 
74
 
72
    /*
75
    /*
73
     * Set the enable/disable IRQs handlers.
76
     * Set the enable/disable IRQs handlers.
74
     * Set the End-of-Interrupt handler.
77
     * Set the End-of-Interrupt handler.
75
     */
78
     */
76
    enable_irqs_function = pic_enable_irqs;
79
    enable_irqs_function = pic_enable_irqs;
77
    disable_irqs_function = pic_disable_irqs;
80
    disable_irqs_function = pic_disable_irqs;
78
    eoi_function = pic_eoi;
81
    eoi_function = pic_eoi;
79
 
82
 
80
    pic_disable_irqs(0xffff);       /* disable all irq's */
83
    pic_disable_irqs(0xffff);       /* disable all irq's */
81
    pic_enable_irqs(1<<IRQ_PIC1);       /* but enable pic1 */
84
    pic_enable_irqs(1<<IRQ_PIC1);       /* but enable pic1 */
82
}
85
}
83
 
86
 
84
void pic_enable_irqs(__u16 irqmask)
87
void pic_enable_irqs(__u16 irqmask)
85
{
88
{
86
    __u8 x;
89
    __u8 x;
87
 
90
 
88
    if (irqmask & 0xff) {
91
    if (irqmask & 0xff) {
89
        x = inb(PIC_PIC0PORT2);
92
        x = inb(PIC_PIC0PORT2);
90
        outb(PIC_PIC0PORT2, x & (~(irqmask & 0xff)));
93
        outb(PIC_PIC0PORT2, x & (~(irqmask & 0xff)));
91
    }
94
    }
92
    if (irqmask >> 8) {
95
    if (irqmask >> 8) {
93
        x = inb(PIC_PIC1PORT2);
96
        x = inb(PIC_PIC1PORT2);
94
        outb(PIC_PIC1PORT2, x & (~(irqmask >> 8)));
97
        outb(PIC_PIC1PORT2, x & (~(irqmask >> 8)));
95
    }
98
    }
96
}
99
}
97
 
100
 
98
void pic_disable_irqs(__u16 irqmask)
101
void pic_disable_irqs(__u16 irqmask)
99
{
102
{
100
    __u8 x;
103
    __u8 x;
101
 
104
 
102
    if (irqmask & 0xff) {
105
    if (irqmask & 0xff) {
103
        x = inb(PIC_PIC0PORT2);
106
        x = inb(PIC_PIC0PORT2);
104
        outb(PIC_PIC0PORT2, x | (irqmask & 0xff));
107
        outb(PIC_PIC0PORT2, x | (irqmask & 0xff));
105
    }
108
    }
106
    if (irqmask >> 8) {
109
    if (irqmask >> 8) {
107
        x = inb(PIC_PIC1PORT2);
110
        x = inb(PIC_PIC1PORT2);
108
        outb(PIC_PIC1PORT2, x | (irqmask >> 8));
111
        outb(PIC_PIC1PORT2, x | (irqmask >> 8));
109
    }
112
    }
110
}
113
}
111
 
114
 
112
void pic_eoi(void)
115
void pic_eoi(void)
113
{
116
{
114
    outb(0x20,0x20);
117
    outb(0x20,0x20);
115
    outb(0xa0,0x20);
118
    outb(0xa0,0x20);
116
}
119
}
117
 
120
 
118
void pic_spurious(__u8 n, __native stack[])
121
void pic_spurious(int n, void *stack)
119
{
122
{
120
    printf("cpu%d: PIC spurious interrupt\n", CPU->id);
123
    printf("cpu%d: PIC spurious interrupt\n", CPU->id);
121
}
124
}
122
 
125