WebSVN – HelenOS – Diff – /kernel/trunk/arch/ia32/include/smp/apic.h


/*
 * Copyright (C) 2001-2004 Jakub Jermar
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - The name of the author may not be used to endorse or promote products
 *   derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
#ifndef __APIC_H__
#define __APIC_H__
 
#include <arch/types.h>
#include <cpu.h>
 
#define FIXED       (0<<0)
#define LOPRI       (1<<0)
 
#define APIC_ID_COUNT   16
 
/* local APIC macros */
#define IPI_INIT    0
#define IPI_STARTUP 0
 
/** Delivery modes. */
#define DELMOD_FIXED    0x0
#define DELMOD_LOWPRI   0x1
#define DELMOD_SMI  0x2
/* 0x3 reserved */
#define DELMOD_NMI  0x4
#define DELMOD_INIT 0x5
#define DELMOD_STARTUP  0x6
#define DELMOD_EXTINT   0x7
 
/** Destination modes. */
#define DESTMOD_PHYS    0x0
#define DESTMOD_LOGIC   0x1
 
/** Trigger Modes. */
#define TRIGMOD_EDGE    0x0
#define TRIGMOD_LEVEL   0x1
 
/** Levels. */
#define LEVEL_DEASSERT  0x0
#define LEVEL_ASSERT    0x1
 
/** Destination Shorthands. */
#define SHORTHAND_NONE      0x0
#define SHORTHAND_SELF      0x1
#define SHORTHAND_ALL_INCL  0x2
#define SHORTHAND_ALL_EXCL  0x3
 
/** Interrupt Input Pin Polarities. */
#define POLARITY_HIGH   0x0
#define POLARITY_LOW    0x1
 
/** Divide Values. (Bit 2 is always 0) */
#define DIVIDE_2    0x0
#define DIVIDE_4    0x1
#define DIVIDE_8    0x2
#define DIVIDE_16   0x3
#define DIVIDE_32   0x8
#define DIVIDE_64   0x9
#define DIVIDE_128  0xa
#define DIVIDE_1    0xb
 
/** Timer Modes. */
#define TIMER_ONESHOT   0x0
#define TIMER_PERIODIC  0x1
 
/** Delivery status. */
#define DELIVS_IDLE 0x0
#define DELIVS_PENDING  0x1
 
/** Destination masks. */
#define DEST_ALL    0xff
 
/** Dest format models. */
#define MODEL_FLAT  0xf
#define MODEL_CLUSTER   0x0
 
/** Interrupt Command Register. */
#define ICRlo       (0x300/sizeof(__u32))
#define ICRhi       (0x310/sizeof(__u32))
struct icr {
    union {
        __u32 lo;
        struct {
            __u8 vector;            /**< Interrupt Vector. */
            unsigned delmod : 3;        /**< Delivery Mode. */
            unsigned destmod : 1;       /**< Destination Mode. */
            unsigned delivs : 1;        /**< Delivery status (RO). */
            unsigned : 1;           /**< Reserved. */
            unsigned level : 1;     /**< Level. */
            unsigned trigger_mode : 1;  /**< Trigger Mode. */
            unsigned : 2;           /**< Reserved. */
            unsigned shorthand : 2;     /**< Destination Shorthand. */
            unsigned : 12;          /**< Reserved. */
        } __attribute__ ((packed));
    };
    union {
        __u32 hi;
        struct {
            unsigned : 24;          /**< Reserved. */
            __u8 dest;          /**< Destination field. */
        } __attribute__ ((packed));
    };
} __attribute__ ((packed));
typedef struct icr icr_t;
 
/* End Of Interrupt */
#define EOI     (0x0b0/sizeof(__u32))
 
/** Error Status Register. */
#define ESR     (0x280/sizeof(__u32))
union esr {
    __u32 value;
    __u8 err_bitmap;
    struct {
        unsigned send_checksum_error : 1;
        unsigned receive_checksum_error : 1;
        unsigned send_accept_error : 1;
        unsigned receive_accept_error : 1;
        unsigned : 1;
        unsigned send_illegal_vector : 1;
        unsigned received_illegal_vector : 1;
        unsigned illegal_register_address : 1;
        unsigned : 24;
    } __attribute__ ((packed));
};
typedef union esr esr_t;
 
/* Task Priority Register */
#define TPR     (0x080/sizeof(__u32))
#define TPRClear    0xffffff00
 
/** Spurious-Interrupt Vector Register. */
#define SVR     (0x0f0/sizeof(__u32))
union svr {
    __u32 value;
    struct {
        __u8 vector;            /**< Spurious Vector */
        unsigned lapic_enabled : 1; /**< APIC Software Enable/Disable */
        unsigned focus_checking : 1;    /**< Focus Processor Checking */
        unsigned : 22;          /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union svr svr_t;
 
/** Time Divide Configuration Register. */
#define TDCR        (0x3e0/sizeof(__u32))
union tdcr {
    __u32 value;
    struct {
        unsigned div_value : 4;     /**< Divide Value, bit 2 is always 0. */
        unsigned : 28;          /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union tdcr tdcr_t;
 
/* Initial Count Register for Timer */
#define ICRT        (0x380/sizeof(__u32))
 
/* Current Count Register for Timer */
#define CCRT        (0x390/sizeof(__u32))
 
/** LVT Timer register. */
#define LVT_Tm      (0x320/sizeof(__u32))
union lvt_tm {
    __u32 value;
    struct {
        __u8 vector;        /**< Local Timer Interrupt vector. */
        unsigned : 4;       /**< Reserved. */
        unsigned delivs : 1;    /**< Delivery status (RO). */
        unsigned : 3;       /**< Reserved. */
        unsigned masked : 1;    /**< Interrupt Mask. */
        unsigned mode : 1;  /**< Timer Mode. */
        unsigned : 14;      /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union lvt_tm lvt_tm_t;
 
/** LVT LINT registers. */
#define LVT_LINT0   (0x350/sizeof(__u32))
#define LVT_LINT1   (0x360/sizeof(__u32))
union lvt_lint {
    __u32 value;
    struct {
        __u8 vector;            /**< LINT Interrupt vector. */
        unsigned delmod : 3;        /**< Delivery Mode. */
        unsigned : 1;           /**< Reserved. */
        unsigned delivs : 1;        /**< Delivery status (RO). */
        unsigned intpol : 1;        /**< Interrupt Input Pin Polarity. */
        unsigned irr : 1;       /**< Remote IRR (RO). */
        unsigned trigger_mode : 1;  /**< Trigger Mode. */
        unsigned masked : 1;        /**< Interrupt Mask. */
        unsigned : 15;          /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union lvt_lint lvt_lint_t;
 
/** LVT Error register. */
#define LVT_Err     (0x370/sizeof(__u32))
union lvt_error {
    __u32 value;
    struct {
        __u8 vector;        /**< Local Timer Interrupt vector. */
        unsigned : 4;       /**< Reserved. */
        unsigned delivs : 1;    /**< Delivery status (RO). */
        unsigned : 3;       /**< Reserved. */
        unsigned masked : 1;    /**< Interrupt Mask. */
        unsigned : 15;      /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union lvt_error lvt_error_t;
 
/** Local APIC ID Register. */
#define L_APIC_ID   (0x020/sizeof(__u32))
union l_apic_id {
    __u32 value;
    struct {
        unsigned : 24;      /**< Reserved. */
        __u8 apic_id;       /**< Local APIC ID. */
    } __attribute__ ((packed));
};
typedef union l_apic_id l_apic_id_t;
 
/* Local APIC Version Register */
#define LAVR        (0x030/sizeof(__u32))
#define LAVR_Mask   0xff
#define is_local_apic(x)    (((x)&LAVR_Mask&0xf0)==0x1)
#define is_82489DX_apic(x)  ((((x)&LAVR_Mask&0xf0)==0x0))
#define is_local_xapic(x)   (((x)&LAVR_Mask)==0x14)
 
/** Logical Destination Register. */
#define  LDR        (0x0d0/sizeof(__u32))
union ldr {
    __u32 value;
    struct {
        unsigned : 24;      /**< Reserver. */
        __u8 id;        /**< Logical APIC ID. */
    } __attribute__ ((packed));
};
typedef union ldr ldr_t;
 
/** Destination Format Register. */
#define DFR     (0x0e0/sizeof(__u32))
union dfr {
    __u32 value;
    struct {
        unsigned : 28;      /**< Reserved, all ones. */
        unsigned model : 4; /**< Model. */
    } __attribute__ ((packed));
};
typedef union dfr dfr_t;
 
/* IO APIC */
#define IOREGSEL    (0x00/sizeof(__u32))
#define IOWIN       (0x10/sizeof(__u32))
 
#define IOAPICID    0x00
#define IOAPICVER   0x01
#define IOAPICARB   0x02
#define IOREDTBL    0x10
 
/** I/O Register Select Register. */
union io_regsel {
    __u32 value;
    struct {
        __u8 reg_addr;      /**< APIC Register Address. */
        unsigned : 24;      /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union io_regsel io_regsel_t;
 
/** I/O Redirection Register. */
struct io_redirection_reg {
    union {
        __u32 lo;
        struct {
            __u8 intvec;            /**< Interrupt Vector. */
            unsigned delmod : 3;        /**< Delivery Mode. */
            unsigned destmod : 1;       /**< Destination mode. */
            unsigned delivs : 1;        /**< Delivery status (RO). */
            unsigned intpol : 1;        /**< Interrupt Input Pin Polarity. */
            unsigned irr : 1;       /**< Remote IRR (RO). */
            unsigned trigger_mode : 1;  /**< Trigger Mode. */
            unsigned masked : 1;        /**< Interrupt Mask. */
            unsigned : 15;          /**< Reserved. */
        } __attribute__ ((packed));
    };
    union {
        __u32 hi;
        struct {
            unsigned : 24;          /**< Reserved. */
            __u8 dest : 8;      /**< Destination Field. */
        } __attribute__ ((packed));
    };
   
} __attribute__ ((packed));
typedef struct io_redirection_reg io_redirection_reg_t;
 
 
/** IO APIC Identification Register. */
union io_apic_id {
    __u32 value;
    struct {
        unsigned : 24;      /**< Reserved. */
        unsigned apic_id : 4;   /**< IO APIC ID. */
        unsigned : 4;       /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union io_apic_id io_apic_id_t;
 
extern volatile __u32 *l_apic;
extern volatile __u32 *io_apic;
 
extern __u32 apic_id_mask;
 
extern void apic_init(void);
 
extern void l_apic_init(void);
extern void l_apic_eoi(void);
extern int l_apic_broadcast_custom_ipi(__u8 vector);
extern int l_apic_send_init_ipi(__u8 apicid);
extern void l_apic_debug(void);
extern __u8 l_apic_id(void);
 
extern __u32 io_apic_read(__u8 address);
extern void io_apic_write(__u8 address , __u32 x);
extern void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags);
extern void io_apic_disable_irqs(__u16 irqmask);
extern void io_apic_enable_irqs(__u16 irqmask);
 
#endif
 

Rev 576	Rev 672
1	/*	1	/*
2	* Copyright (C) 2001-2004 Jakub Jermar	2	* Copyright (C) 2001-2004 Jakub Jermar
3	* All rights reserved.	3	* All rights reserved.
4	*	4	*
5	* Redistribution and use in source and binary forms, with or without	5	* Redistribution and use in source and binary forms, with or without
6	* modification, are permitted provided that the following conditions	6	* modification, are permitted provided that the following conditions
7	* are met:	7	* are met:
8	*	8	*
9	* - Redistributions of source code must retain the above copyright	9	* - Redistributions of source code must retain the above copyright
10	* notice, this list of conditions and the following disclaimer.	10	* notice, this list of conditions and the following disclaimer.
11	* - Redistributions in binary form must reproduce the above copyright	11	* - Redistributions in binary form must reproduce the above copyright
12	* notice, this list of conditions and the following disclaimer in the	12	* notice, this list of conditions and the following disclaimer in the
13	* documentation and/or other materials provided with the distribution.	13	* documentation and/or other materials provided with the distribution.
14	* - The name of the author may not be used to endorse or promote products	14	* - The name of the author may not be used to endorse or promote products
15	* derived from this software without specific prior written permission.	15	* derived from this software without specific prior written permission.
16	*	16	*
17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR	17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES	18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.	19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,	20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT	21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,	22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY	23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT	24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF	25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.	26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27	*/	27	*/
28		28
29	#ifndef __APIC_H__	29	#ifndef __APIC_H__
30	#define __APIC_H__	30	#define __APIC_H__
31		31
32	#include <arch/types.h>	32	#include <arch/types.h>
33	#include <cpu.h>	33	#include <cpu.h>
34		34
35	#define FIXED (0<<0)	35	#define FIXED (0<<0)
36	#define LOPRI (1<<0)	36	#define LOPRI (1<<0)
37		37
38	#define APIC_ID_COUNT 16	38	#define APIC_ID_COUNT 16
39		39
40	/* local APIC macros */	40	/* local APIC macros */
41	#define IPI_INIT 0	41	#define IPI_INIT 0
42	#define IPI_STARTUP 0	42	#define IPI_STARTUP 0
43		43
44	/** Delivery modes. */	44	/** Delivery modes. */
45	#define DELMOD_FIXED 0x0	45	#define DELMOD_FIXED 0x0
46	#define DELMOD_LOWPRI 0x1	46	#define DELMOD_LOWPRI 0x1
47	#define DELMOD_SMI 0x2	47	#define DELMOD_SMI 0x2
48	/* 0x3 reserved */	48	/* 0x3 reserved */
49	#define DELMOD_NMI 0x4	49	#define DELMOD_NMI 0x4
50	#define DELMOD_INIT 0x5	50	#define DELMOD_INIT 0x5
51	#define DELMOD_STARTUP 0x6	51	#define DELMOD_STARTUP 0x6
52	#define DELMOD_EXTINT 0x7	52	#define DELMOD_EXTINT 0x7
53		53
54	/** Destination modes. */	54	/** Destination modes. */
55	#define DESTMOD_PHYS 0x0	55	#define DESTMOD_PHYS 0x0
56	#define DESTMOD_LOGIC 0x1	56	#define DESTMOD_LOGIC 0x1
57		57
58	/** Trigger Modes. */	58	/** Trigger Modes. */
59	#define TRIGMOD_EDGE 0x0	59	#define TRIGMOD_EDGE 0x0
60	#define TRIGMOD_LEVEL 0x1	60	#define TRIGMOD_LEVEL 0x1
61		61
62	/** Levels. */	62	/** Levels. */
63	#define LEVEL_DEASSERT 0x0	63	#define LEVEL_DEASSERT 0x0
64	#define LEVEL_ASSERT 0x1	64	#define LEVEL_ASSERT 0x1
65		65
66	/** Destination Shorthands. */	66	/** Destination Shorthands. */
67	#define SHORTHAND_NONE 0x0	67	#define SHORTHAND_NONE 0x0
68	#define SHORTHAND_SELF 0x1	68	#define SHORTHAND_SELF 0x1
69	#define SHORTHAND_ALL_INCL 0x2	69	#define SHORTHAND_ALL_INCL 0x2
70	#define SHORTHAND_ALL_EXCL 0x3	70	#define SHORTHAND_ALL_EXCL 0x3
71		71
72	/** Interrupt Input Pin Polarities. */	72	/** Interrupt Input Pin Polarities. */
73	#define POLARITY_HIGH 0x0	73	#define POLARITY_HIGH 0x0
74	#define POLARITY_LOW 0x1	74	#define POLARITY_LOW 0x1
75		75
76	/** Divide Values. (Bit 2 is always 0) */	76	/** Divide Values. (Bit 2 is always 0) */
77	#define DIVIDE_2 0x0	77	#define DIVIDE_2 0x0
78	#define DIVIDE_4 0x1	78	#define DIVIDE_4 0x1
79	#define DIVIDE_8 0x2	79	#define DIVIDE_8 0x2
80	#define DIVIDE_16 0x3	80	#define DIVIDE_16 0x3
81	#define DIVIDE_32 0x8	81	#define DIVIDE_32 0x8
82	#define DIVIDE_64 0x9	82	#define DIVIDE_64 0x9
83	#define DIVIDE_128 0xa	83	#define DIVIDE_128 0xa
84	#define DIVIDE_1 0xb	84	#define DIVIDE_1 0xb
85		85
86	/** Timer Modes. */	86	/** Timer Modes. */
87	#define TIMER_ONESHOT 0x0	87	#define TIMER_ONESHOT 0x0
88	#define TIMER_PERIODIC 0x1	88	#define TIMER_PERIODIC 0x1
89		89
90	/** Delivery status. */	90	/** Delivery status. */
91	#define DELIVS_IDLE 0x0	91	#define DELIVS_IDLE 0x0
92	#define DELIVS_PENDING 0x1	92	#define DELIVS_PENDING 0x1
93		93
94	/** Destination masks. */	94	/** Destination masks. */
95	#define DEST_ALL 0xff	95	#define DEST_ALL 0xff
96		96
-		97	/** Dest format models. */
-		98	#define MODEL_FLAT 0xf
-		99	#define MODEL_CLUSTER 0x0
-		100
97	/** Interrupt Command Register. */	101	/** Interrupt Command Register. */
98	#define ICRlo (0x300/sizeof(__u32))	102	#define ICRlo (0x300/sizeof(__u32))
99	#define ICRhi (0x310/sizeof(__u32))	103	#define ICRhi (0x310/sizeof(__u32))
100	struct icr {	104	struct icr {
101	union {	105	union {
102	__u32 lo;	106	__u32 lo;
103	struct {	107	struct {
104	__u8 vector; /*< Interrupt Vector. /	108	__u8 vector; /*< Interrupt Vector. /
105	unsigned delmod : 3; /*< Delivery Mode. /	109	unsigned delmod : 3; /*< Delivery Mode. /
106	unsigned destmod : 1; /*< Destination Mode. /	110	unsigned destmod : 1; /*< Destination Mode. /
107	unsigned delivs : 1; /*< Delivery status (RO). /	111	unsigned delivs : 1; /*< Delivery status (RO). /
108	unsigned : 1; /*< Reserved. /	112	unsigned : 1; /*< Reserved. /
109	unsigned level : 1; /*< Level. /	113	unsigned level : 1; /*< Level. /
110	unsigned trigger_mode : 1; /*< Trigger Mode. /	114	unsigned trigger_mode : 1; /*< Trigger Mode. /
111	unsigned : 2; /*< Reserved. /	115	unsigned : 2; /*< Reserved. /
112	unsigned shorthand : 2; /*< Destination Shorthand. /	116	unsigned shorthand : 2; /*< Destination Shorthand. /
113	unsigned : 12; /*< Reserved. /	117	unsigned : 12; /*< Reserved. /
114	} __attribute__ ((packed));	118	} __attribute__ ((packed));
115	};	119	};
116	union {	120	union {
117	__u32 hi;	121	__u32 hi;
118	struct {	122	struct {
119	unsigned : 24; /*< Reserved. /	123	unsigned : 24; /*< Reserved. /
120	__u8 dest; /*< Destination field. /	124	__u8 dest; /*< Destination field. /
121	} __attribute__ ((packed));	125	} __attribute__ ((packed));
122	};	126	};
123	} __attribute__ ((packed));	127	} __attribute__ ((packed));
124	typedef struct icr icr_t;	128	typedef struct icr icr_t;
125		129
126	/* End Of Interrupt */	130	/* End Of Interrupt */
127	#define EOI (0x0b0/sizeof(__u32))	131	#define EOI (0x0b0/sizeof(__u32))
128		132
129	/** Error Status Register. */	133	/** Error Status Register. */
130	#define ESR (0x280/sizeof(__u32))	134	#define ESR (0x280/sizeof(__u32))
131	union esr {	135	union esr {
132	__u32 value;	136	__u32 value;
133	__u8 err_bitmap;	137	__u8 err_bitmap;
134	struct {	138	struct {
135	unsigned send_checksum_error : 1;	139	unsigned send_checksum_error : 1;
136	unsigned receive_checksum_error : 1;	140	unsigned receive_checksum_error : 1;
137	unsigned send_accept_error : 1;	141	unsigned send_accept_error : 1;
138	unsigned receive_accept_error : 1;	142	unsigned receive_accept_error : 1;
139	unsigned : 1;	143	unsigned : 1;
140	unsigned send_illegal_vector : 1;	144	unsigned send_illegal_vector : 1;
141	unsigned received_illegal_vector : 1;	145	unsigned received_illegal_vector : 1;
142	unsigned illegal_register_address : 1;	146	unsigned illegal_register_address : 1;
143	unsigned : 24;	147	unsigned : 24;
144	} __attribute__ ((packed));	148	} __attribute__ ((packed));
145	};	149	};
146	typedef union esr esr_t;	150	typedef union esr esr_t;
147		151
148	/* Task Priority Register */	152	/* Task Priority Register */
149	#define TPR (0x080/sizeof(__u32))	153	#define TPR (0x080/sizeof(__u32))
150	#define TPRClear 0xffffff00	154	#define TPRClear 0xffffff00
151		155
152	/** Spurious-Interrupt Vector Register. */	156	/** Spurious-Interrupt Vector Register. */
153	#define SVR (0x0f0/sizeof(__u32))	157	#define SVR (0x0f0/sizeof(__u32))
154	union svr {	158	union svr {
155	__u32 value;	159	__u32 value;
156	struct {	160	struct {
157	__u8 vector; /*< Spurious Vector /	161	__u8 vector; /*< Spurious Vector /
158	unsigned lapic_enabled : 1; /*< APIC Software Enable/Disable /	162	unsigned lapic_enabled : 1; /*< APIC Software Enable/Disable /
159	unsigned focus_checking : 1; /*< Focus Processor Checking /	163	unsigned focus_checking : 1; /*< Focus Processor Checking /
160	unsigned : 22; /*< Reserved. /	164	unsigned : 22; /*< Reserved. /
161	} __attribute__ ((packed));	165	} __attribute__ ((packed));
162	};	166	};
163	typedef union svr svr_t;	167	typedef union svr svr_t;
164		168
165	/** Time Divide Configuration Register. */	169	/** Time Divide Configuration Register. */
166	#define TDCR (0x3e0/sizeof(__u32))	170	#define TDCR (0x3e0/sizeof(__u32))
167	union tdcr {	171	union tdcr {
168	__u32 value;	172	__u32 value;
169	struct {	173	struct {
170	unsigned div_value : 4; /*< Divide Value, bit 2 is always 0. /	174	unsigned div_value : 4; /*< Divide Value, bit 2 is always 0. /
171	unsigned : 28; /*< Reserved. /	175	unsigned : 28; /*< Reserved. /
172	} __attribute__ ((packed));	176	} __attribute__ ((packed));
173	};	177	};
174	typedef union tdcr tdcr_t;	178	typedef union tdcr tdcr_t;
175		179
176	/* Initial Count Register for Timer */	180	/* Initial Count Register for Timer */
177	#define ICRT (0x380/sizeof(__u32))	181	#define ICRT (0x380/sizeof(__u32))
178		182
179	/* Current Count Register for Timer */	183	/* Current Count Register for Timer */
180	#define CCRT (0x390/sizeof(__u32))	184	#define CCRT (0x390/sizeof(__u32))
181		185
182	/** LVT Timer register. */	186	/** LVT Timer register. */
183	#define LVT_Tm (0x320/sizeof(__u32))	187	#define LVT_Tm (0x320/sizeof(__u32))
184	union lvt_tm {	188	union lvt_tm {
185	__u32 value;	189	__u32 value;
186	struct {	190	struct {
187	__u8 vector; /*< Local Timer Interrupt vector. /	191	__u8 vector; /*< Local Timer Interrupt vector. /
188	unsigned : 4; /*< Reserved. /	192	unsigned : 4; /*< Reserved. /
189	unsigned delivs : 1; /*< Delivery status (RO). /	193	unsigned delivs : 1; /*< Delivery status (RO). /
190	unsigned : 3; /*< Reserved. /	194	unsigned : 3; /*< Reserved. /
191	unsigned masked : 1; /*< Interrupt Mask. /	195	unsigned masked : 1; /*< Interrupt Mask. /
192	unsigned mode : 1; /*< Timer Mode. /	196	unsigned mode : 1; /*< Timer Mode. /
193	unsigned : 14; /*< Reserved. /	197	unsigned : 14; /*< Reserved. /
194	} __attribute__ ((packed));	198	} __attribute__ ((packed));
195	};	199	};
196	typedef union lvt_tm lvt_tm_t;	200	typedef union lvt_tm lvt_tm_t;
197		201
198	/** LVT LINT registers. */	202	/** LVT LINT registers. */
199	#define LVT_LINT0 (0x350/sizeof(__u32))	203	#define LVT_LINT0 (0x350/sizeof(__u32))
200	#define LVT_LINT1 (0x360/sizeof(__u32))	204	#define LVT_LINT1 (0x360/sizeof(__u32))
201	union lvt_lint {	205	union lvt_lint {
202	__u32 value;	206	__u32 value;
203	struct {	207	struct {
204	__u8 vector; /*< LINT Interrupt vector. /	208	__u8 vector; /*< LINT Interrupt vector. /
205	unsigned delmod : 3; /*< Delivery Mode. /	209	unsigned delmod : 3; /*< Delivery Mode. /
206	unsigned : 1; /*< Reserved. /	210	unsigned : 1; /*< Reserved. /
207	unsigned delivs : 1; /*< Delivery status (RO). /	211	unsigned delivs : 1; /*< Delivery status (RO). /
208	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /	212	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /
209	unsigned irr : 1; /*< Remote IRR (RO). /	213	unsigned irr : 1; /*< Remote IRR (RO). /
210	unsigned trigger_mode : 1; /*< Trigger Mode. /	214	unsigned trigger_mode : 1; /*< Trigger Mode. /
211	unsigned masked : 1; /*< Interrupt Mask. /	215	unsigned masked : 1; /*< Interrupt Mask. /
212	unsigned : 15; /*< Reserved. /	216	unsigned : 15; /*< Reserved. /
213	} __attribute__ ((packed));	217	} __attribute__ ((packed));
214	};	218	};
215	typedef union lvt_lint lvt_lint_t;	219	typedef union lvt_lint lvt_lint_t;
216		220
217	/** LVT Error register. */	221	/** LVT Error register. */
218	#define LVT_Err (0x370/sizeof(__u32))	222	#define LVT_Err (0x370/sizeof(__u32))
219	union lvt_error {	223	union lvt_error {
220	__u32 value;	224	__u32 value;
221	struct {	225	struct {
222	__u8 vector; /*< Local Timer Interrupt vector. /	226	__u8 vector; /*< Local Timer Interrupt vector. /
223	unsigned : 4; /*< Reserved. /	227	unsigned : 4; /*< Reserved. /
224	unsigned delivs : 1; /*< Delivery status (RO). /	228	unsigned delivs : 1; /*< Delivery status (RO). /
225	unsigned : 3; /*< Reserved. /	229	unsigned : 3; /*< Reserved. /
226	unsigned masked : 1; /*< Interrupt Mask. /	230	unsigned masked : 1; /*< Interrupt Mask. /
227	unsigned : 15; /*< Reserved. /	231	unsigned : 15; /*< Reserved. /
228	} __attribute__ ((packed));	232	} __attribute__ ((packed));
229	};	233	};
230	typedef union lvt_error lvt_error_t;	234	typedef union lvt_error lvt_error_t;
231		235
232	/** Local APIC ID Register. */	236	/** Local APIC ID Register. */
233	#define L_APIC_ID (0x020/sizeof(__u32))	237	#define L_APIC_ID (0x020/sizeof(__u32))
234	union l_apic_id {	238	union l_apic_id {
235	__u32 value;	239	__u32 value;
236	struct {	240	struct {
237	unsigned : 24; /*< Reserved. /	241	unsigned : 24; /*< Reserved. /
238	__u8 apic_id; /*< Local APIC ID. /	242	__u8 apic_id; /*< Local APIC ID. /
239	} __attribute__ ((packed));	243	} __attribute__ ((packed));
240	};	244	};
241	typedef union l_apic_id l_apic_id_t;	245	typedef union l_apic_id l_apic_id_t;
242		246
243	/* Local APIC Version Register */	247	/* Local APIC Version Register */
244	#define LAVR (0x030/sizeof(__u32))	248	#define LAVR (0x030/sizeof(__u32))
245	#define LAVR_Mask 0xff	249	#define LAVR_Mask 0xff
246	#define is_local_apic(x) (((x)&LAVR_Mask&0xf0)==0x1)	250	#define is_local_apic(x) (((x)&LAVR_Mask&0xf0)==0x1)
247	#define is_82489DX_apic(x) ((((x)&LAVR_Mask&0xf0)==0x0))	251	#define is_82489DX_apic(x) ((((x)&LAVR_Mask&0xf0)==0x0))
248	#define is_local_xapic(x) (((x)&LAVR_Mask)==0x14)	252	#define is_local_xapic(x) (((x)&LAVR_Mask)==0x14)
249		253
-		254	/** Logical Destination Register. */
-		255	#define LDR (0x0d0/sizeof(__u32))
-		256	union ldr {
-		257	__u32 value;
-		258	struct {
-		259	unsigned : 24; /*< Reserver. /
-		260	__u8 id; /*< Logical APIC ID. /
-		261	} __attribute__ ((packed));
-		262	};
-		263	typedef union ldr ldr_t;
-		264
-		265	/** Destination Format Register. */
-		266	#define DFR (0x0e0/sizeof(__u32))
-		267	union dfr {
-		268	__u32 value;
-		269	struct {
-		270	unsigned : 28; /*< Reserved, all ones. /
-		271	unsigned model : 4; /*< Model. /
-		272	} __attribute__ ((packed));
-		273	};
-		274	typedef union dfr dfr_t;
-		275
250	/* IO APIC */	276	/* IO APIC */
251	#define IOREGSEL (0x00/sizeof(__u32))	277	#define IOREGSEL (0x00/sizeof(__u32))
252	#define IOWIN (0x10/sizeof(__u32))	278	#define IOWIN (0x10/sizeof(__u32))
253		279
254	#define IOAPICID 0x00	280	#define IOAPICID 0x00
255	#define IOAPICVER 0x01	281	#define IOAPICVER 0x01
256	#define IOAPICARB 0x02	282	#define IOAPICARB 0x02
257	#define IOREDTBL 0x10	283	#define IOREDTBL 0x10
258		284
259	/** I/O Register Select Register. */	285	/** I/O Register Select Register. */
260	union io_regsel {	286	union io_regsel {
261	__u32 value;	287	__u32 value;
262	struct {	288	struct {
263	__u8 reg_addr; /*< APIC Register Address. /	289	__u8 reg_addr; /*< APIC Register Address. /
264	unsigned : 24; /*< Reserved. /	290	unsigned : 24; /*< Reserved. /
265	} __attribute__ ((packed));	291	} __attribute__ ((packed));
266	};	292	};
267	typedef union io_regsel io_regsel_t;	293	typedef union io_regsel io_regsel_t;
268		294
269	/** I/O Redirection Register. */	295	/** I/O Redirection Register. */
270	struct io_redirection_reg {	296	struct io_redirection_reg {
271	union {	297	union {
272	__u32 lo;	298	__u32 lo;
273	struct {	299	struct {
274	__u8 intvec; /*< Interrupt Vector. /	300	__u8 intvec; /*< Interrupt Vector. /
275	unsigned delmod : 3; /*< Delivery Mode. /	301	unsigned delmod : 3; /*< Delivery Mode. /
276	unsigned destmod : 1; /*< Destination mode. /	302	unsigned destmod : 1; /*< Destination mode. /
277	unsigned delivs : 1; /*< Delivery status (RO). /	303	unsigned delivs : 1; /*< Delivery status (RO). /
278	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /	304	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /
279	unsigned irr : 1; /*< Remote IRR (RO). /	305	unsigned irr : 1; /*< Remote IRR (RO). /
280	unsigned trigger_mode : 1; /*< Trigger Mode. /	306	unsigned trigger_mode : 1; /*< Trigger Mode. /
281	unsigned masked : 1; /*< Interrupt Mask. /	307	unsigned masked : 1; /*< Interrupt Mask. /
282	unsigned : 15; /*< Reserved. /	308	unsigned : 15; /*< Reserved. /
283	} __attribute__ ((packed));	309	} __attribute__ ((packed));
284	};	310	};
285	union {	311	union {
286	__u32 hi;	312	__u32 hi;
287	struct {	313	struct {
288	unsigned : 24; /*< Reserved. /	314	unsigned : 24; /*< Reserved. /
289	__u8 dest : 8; /*< Destination Field. /	315	__u8 dest : 8; /*< Destination Field. /
290	} __attribute__ ((packed));	316	} __attribute__ ((packed));
291	};	317	};
292		318
293	} __attribute__ ((packed));	319	} __attribute__ ((packed));
294	typedef struct io_redirection_reg io_redirection_reg_t;	320	typedef struct io_redirection_reg io_redirection_reg_t;
295		321
296		322
297	/** IO APIC Identification Register. */	323	/** IO APIC Identification Register. */
298	union io_apic_id {	324	union io_apic_id {
299	__u32 value;	325	__u32 value;
300	struct {	326	struct {
301	unsigned : 24; /*< Reserved. /	327	unsigned : 24; /*< Reserved. /
302	unsigned apic_id : 4; /*< IO APIC ID. /	328	unsigned apic_id : 4; /*< IO APIC ID. /
303	unsigned : 4; /*< Reserved. /	329	unsigned : 4; /*< Reserved. /
304	} __attribute__ ((packed));	330	} __attribute__ ((packed));
305	};	331	};
306	typedef union io_apic_id io_apic_id_t;	332	typedef union io_apic_id io_apic_id_t;
307		333
308	extern volatile __u32 *l_apic;	334	extern volatile __u32 *l_apic;
309	extern volatile __u32 *io_apic;	335	extern volatile __u32 *io_apic;
310		336
311	extern __u32 apic_id_mask;	337	extern __u32 apic_id_mask;
312		338
313	extern void apic_init(void);	339	extern void apic_init(void);
314		340
315	extern void l_apic_init(void);	341	extern void l_apic_init(void);
316	extern void l_apic_eoi(void);	342	extern void l_apic_eoi(void);
317	extern int l_apic_broadcast_custom_ipi(__u8 vector);	343	extern int l_apic_broadcast_custom_ipi(__u8 vector);
318	extern int l_apic_send_init_ipi(__u8 apicid);	344	extern int l_apic_send_init_ipi(__u8 apicid);
319	extern void l_apic_debug(void);	345	extern void l_apic_debug(void);
320	extern __u8 l_apic_id(void);	346	extern __u8 l_apic_id(void);
321		347
322	extern __u32 io_apic_read(__u8 address);	348	extern __u32 io_apic_read(__u8 address);
323	extern void io_apic_write(__u8 address , __u32 x);	349	extern void io_apic_write(__u8 address , __u32 x);
324	extern void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags);	350	extern void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags);
325	extern void io_apic_disable_irqs(__u16 irqmask);	351	extern void io_apic_disable_irqs(__u16 irqmask);
326	extern void io_apic_enable_irqs(__u16 irqmask);	352	extern void io_apic_enable_irqs(__u16 irqmask);
327		353
328	#endif	354	#endif
329		355

Subversion Repositories HelenOS

(root)/kernel/trunk/arch/ia32/include/smp/apic.h @ 802 – Rev 576 → 672