Rev 534 | Rev 906 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 534 | Rev 827 | ||
|---|---|---|---|
| 1 | /* |
1 | /* |
| 2 | * Copyright (C) 2005 Jakub Vana |
2 | * Copyright (C) 2005 Jakub Vana |
| 3 | * All rights reserved. |
3 | * All rights reserved. |
| 4 | * |
4 | * |
| 5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
| 6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
| 7 | * are met: |
7 | * are met: |
| 8 | * |
8 | * |
| 9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
| 10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
| 11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
| 12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
| 13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
| 14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
| 15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
| 16 | * |
16 | * |
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 27 | * |
27 | * |
| 28 | */ |
28 | */ |
| 29 | 29 | ||
| 30 | #include <fpu_context.h> |
30 | #include <fpu_context.h> |
| 31 | #include <arch.h> |
31 | #include <arch.h> |
| 32 | #include <cpu.h> |
32 | #include <cpu.h> |
| 33 | 33 | ||
| 34 | /** Save FPU (mmx, sse) context using fxsave instruction */ |
34 | /** Save FPU (mmx, sse) context using fxsave instruction */ |
| 35 | void fpu_context_save(fpu_context_t *fctx) |
35 | void fpu_context_save(fpu_context_t *fctx) |
| 36 | { |
36 | { |
| 37 | /* Align on 16-byte boundary */ |
37 | /* Align on 16-byte boundary */ |
| 38 | if (((__u64)fctx) & 0xf) |
38 | if (((__u64)fctx) & 0xf) |
| 39 | fctx = (fpu_context_t *)((((__u64)fctx) | 0xf) + 1); |
39 | fctx = (fpu_context_t *)((((__u64)fctx) | 0xf) + 1); |
| 40 | 40 | ||
| 41 | __asm__ volatile ( |
41 | __asm__ volatile ( |
| 42 | "fxsave %0" |
42 | "fxsave %0" |
| 43 | : "=m"(*fctx) |
43 | : "=m"(*fctx) |
| 44 | ); |
44 | ); |
| 45 | } |
45 | } |
| 46 | 46 | ||
| 47 | /** Restore FPU (mmx,sse) context using fxrstor instruction */ |
47 | /** Restore FPU (mmx,sse) context using fxrstor instruction */ |
| 48 | void fpu_context_restore(fpu_context_t *fctx) |
48 | void fpu_context_restore(fpu_context_t *fctx) |
| 49 | { |
49 | { |
| 50 | /* Align on 16-byte boundary */ |
50 | /* Align on 16-byte boundary */ |
| 51 | if (((__u64)fctx) & 0xf) |
51 | if (((__u64)fctx) & 0xf) |
| 52 | fctx = (fpu_context_t *)((((__u64)fctx) | 0xf) + 1); |
52 | fctx = (fpu_context_t *)((((__u64)fctx) | 0xf) + 1); |
| 53 | __asm__ volatile ( |
53 | __asm__ volatile ( |
| 54 | "fxrstor %0" |
54 | "fxrstor %0" |
| 55 | : "=m"(*fctx) |
55 | : "=m"(*fctx) |
| 56 | ); |
56 | ); |
| 57 | } |
57 | } |
| 58 | 58 | ||
| 59 | void fpu_init(void) |
59 | void fpu_init(fpu_context_t *fctx) |
| 60 | { |
60 | { |
| 61 | /* TODO: Zero all SSE, MMX etc. registers */ |
61 | /* TODO: Zero all SSE, MMX etc. registers */ |
| 62 | __asm__ volatile ( |
62 | __asm__ volatile ( |
| 63 | "fninit;" |
63 | "fninit;" |
| 64 | ); |
64 | ); |
| 65 | } |
65 | } |
| 66 | 66 | ||