Rev 2089 | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2089 | Rev 2131 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2005 Jakub Jermar |
2 | * Copyright (c) 2005 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup sparc64mm |
29 | /** @addtogroup sparc64mm |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #ifndef KERN_sparc64_MMU_H_ |
35 | #ifndef KERN_sparc64_MMU_H_ |
36 | #define KERN_sparc64_MMU_H_ |
36 | #define KERN_sparc64_MMU_H_ |
37 | 37 | ||
38 | /* LSU Control Register ASI. */ |
38 | /* LSU Control Register ASI. */ |
39 | #define ASI_LSU_CONTROL_REG 0x45 /**< Load/Store Unit Control Register. */ |
39 | #define ASI_LSU_CONTROL_REG 0x45 /**< Load/Store Unit Control Register. */ |
40 | 40 | ||
41 | /* I-MMU ASIs. */ |
41 | /* I-MMU ASIs. */ |
42 | #define ASI_IMMU 0x50 |
42 | #define ASI_IMMU 0x50 |
43 | #define ASI_IMMU_TSB_8KB_PTR_REG 0x51 |
43 | #define ASI_IMMU_TSB_8KB_PTR_REG 0x51 |
44 | #define ASI_IMMU_TSB_64KB_PTR_REG 0x52 |
44 | #define ASI_IMMU_TSB_64KB_PTR_REG 0x52 |
45 | #define ASI_ITLB_DATA_IN_REG 0x54 |
45 | #define ASI_ITLB_DATA_IN_REG 0x54 |
46 | #define ASI_ITLB_DATA_ACCESS_REG 0x55 |
46 | #define ASI_ITLB_DATA_ACCESS_REG 0x55 |
47 | #define ASI_ITLB_TAG_READ_REG 0x56 |
47 | #define ASI_ITLB_TAG_READ_REG 0x56 |
48 | #define ASI_IMMU_DEMAP 0x57 |
48 | #define ASI_IMMU_DEMAP 0x57 |
49 | 49 | ||
50 | /* Virtual Addresses within ASI_IMMU. */ |
50 | /* Virtual Addresses within ASI_IMMU. */ |
51 | #define VA_IMMU_TSB_TAG_TARGET 0x0 /**< IMMU TSB tag target register. */ |
51 | #define VA_IMMU_TSB_TAG_TARGET 0x0 /**< IMMU TSB tag target register. */ |
52 | #define VA_IMMU_SFSR 0x18 /**< IMMU sync fault status register. */ |
52 | #define VA_IMMU_SFSR 0x18 /**< IMMU sync fault status register. */ |
53 | #define VA_IMMU_TSB_BASE 0x28 /**< IMMU TSB base register. */ |
53 | #define VA_IMMU_TSB_BASE 0x28 /**< IMMU TSB base register. */ |
54 | #define VA_IMMU_TAG_ACCESS 0x30 /**< IMMU TLB tag access register. */ |
54 | #define VA_IMMU_TAG_ACCESS 0x30 /**< IMMU TLB tag access register. */ |
55 | 55 | ||
56 | /* D-MMU ASIs. */ |
56 | /* D-MMU ASIs. */ |
57 | #define ASI_DMMU 0x58 |
57 | #define ASI_DMMU 0x58 |
58 | #define ASI_DMMU_TSB_8KB_PTR_REG 0x59 |
58 | #define ASI_DMMU_TSB_8KB_PTR_REG 0x59 |
59 | #define ASI_DMMU_TSB_64KB_PTR_REG 0x5a |
59 | #define ASI_DMMU_TSB_64KB_PTR_REG 0x5a |
60 | #define ASI_DMMU_TSB_DIRECT_PTR_REG 0x5b |
60 | #define ASI_DMMU_TSB_DIRECT_PTR_REG 0x5b |
61 | #define ASI_DTLB_DATA_IN_REG 0x5c |
61 | #define ASI_DTLB_DATA_IN_REG 0x5c |
62 | #define ASI_DTLB_DATA_ACCESS_REG 0x5d |
62 | #define ASI_DTLB_DATA_ACCESS_REG 0x5d |
63 | #define ASI_DTLB_TAG_READ_REG 0x5e |
63 | #define ASI_DTLB_TAG_READ_REG 0x5e |
64 | #define ASI_DMMU_DEMAP 0x5f |
64 | #define ASI_DMMU_DEMAP 0x5f |
65 | 65 | ||
66 | /* Virtual Addresses within ASI_DMMU. */ |
66 | /* Virtual Addresses within ASI_DMMU. */ |
67 | #define VA_DMMU_TSB_TAG_TARGET 0x0 /**< DMMU TSB tag target register. */ |
67 | #define VA_DMMU_TSB_TAG_TARGET 0x0 /**< DMMU TSB tag target register. */ |
68 | #define VA_PRIMARY_CONTEXT_REG 0x8 /**< DMMU primary context register. */ |
68 | #define VA_PRIMARY_CONTEXT_REG 0x8 /**< DMMU primary context register. */ |
69 | #define VA_SECONDARY_CONTEXT_REG 0x10 /**< DMMU secondary context register. */ |
69 | #define VA_SECONDARY_CONTEXT_REG 0x10 /**< DMMU secondary context register. */ |
70 | #define VA_DMMU_SFSR 0x18 /**< DMMU sync fault status register. */ |
70 | #define VA_DMMU_SFSR 0x18 /**< DMMU sync fault status register. */ |
71 | #define VA_DMMU_SFAR 0x20 /**< DMMU sync fault address register. */ |
71 | #define VA_DMMU_SFAR 0x20 /**< DMMU sync fault address register. */ |
72 | #define VA_DMMU_TSB_BASE 0x28 /**< DMMU TSB base register. */ |
72 | #define VA_DMMU_TSB_BASE 0x28 /**< DMMU TSB base register. */ |
73 | #define VA_DMMU_TAG_ACCESS 0x30 /**< DMMU TLB tag access register. */ |
73 | #define VA_DMMU_TAG_ACCESS 0x30 /**< DMMU TLB tag access register. */ |
74 | #define VA_DMMU_VA_WATCHPOINT_REG 0x38 /**< DMMU VA data watchpoint register. */ |
74 | #define VA_DMMU_VA_WATCHPOINT_REG 0x38 /**< DMMU VA data watchpoint register. */ |
75 | #define VA_DMMU_PA_WATCHPOINT_REG 0x40 /**< DMMU PA data watchpoint register. */ |
75 | #define VA_DMMU_PA_WATCHPOINT_REG 0x40 /**< DMMU PA data watchpoint register. */ |
76 | 76 | ||
77 | #ifndef __ASM__ |
77 | #ifndef __ASM__ |
78 | 78 | ||
79 | #include <arch/asm.h> |
79 | #include <arch/asm.h> |
80 | #include <arch/barrier.h> |
80 | #include <arch/barrier.h> |
81 | #include <arch/types.h> |
81 | #include <arch/types.h> |
82 | 82 | ||
83 | /** LSU Control Register. */ |
83 | /** LSU Control Register. */ |
84 | typedef union { |
84 | typedef union { |
85 | uint64_t value; |
85 | uint64_t value; |
86 | struct { |
86 | struct { |
87 | unsigned : 23; |
87 | unsigned : 23; |
88 | unsigned pm : 8; |
88 | unsigned pm : 8; |
89 | unsigned vm : 8; |
89 | unsigned vm : 8; |
90 | unsigned pr : 1; |
90 | unsigned pr : 1; |
91 | unsigned pw : 1; |
91 | unsigned pw : 1; |
92 | unsigned vr : 1; |
92 | unsigned vr : 1; |
93 | unsigned vw : 1; |
93 | unsigned vw : 1; |
94 | unsigned : 1; |
94 | unsigned : 1; |
95 | unsigned fm : 16; |
95 | unsigned fm : 16; |
96 | unsigned dm : 1; /**< D-MMU enable. */ |
96 | unsigned dm : 1; /**< D-MMU enable. */ |
97 | unsigned im : 1; /**< I-MMU enable. */ |
97 | unsigned im : 1; /**< I-MMU enable. */ |
98 | unsigned dc : 1; /**< D-Cache enable. */ |
98 | unsigned dc : 1; /**< D-Cache enable. */ |
99 | unsigned ic : 1; /**< I-Cache enable. */ |
99 | unsigned ic : 1; /**< I-Cache enable. */ |
100 | 100 | ||
101 | } __attribute__ ((packed)); |
101 | } __attribute__ ((packed)); |
102 | } lsu_cr_reg_t; |
102 | } lsu_cr_reg_t; |
103 | 103 | ||
104 | #endif /* !def __ASM__ */ |
104 | #endif /* !def __ASM__ */ |
105 | 105 | ||
106 | #endif |
106 | #endif |
107 | 107 | ||
108 | /** @} |
108 | /** @} |
109 | */ |
109 | */ |
110 | 110 |