Rev 2183 | Rev 2626 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2183 | Rev 2471 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2006 Ondrej Palkovsky |
2 | * Copyright (c) 2006 Ondrej Palkovsky |
3 | * Copyright (c) 2006 Jakub Jermar |
3 | * Copyright (c) 2006 Jakub Jermar |
4 | * All rights reserved. |
4 | * All rights reserved. |
5 | * |
5 | * |
6 | * Redistribution and use in source and binary forms, with or without |
6 | * Redistribution and use in source and binary forms, with or without |
7 | * modification, are permitted provided that the following conditions |
7 | * modification, are permitted provided that the following conditions |
8 | * are met: |
8 | * are met: |
9 | * |
9 | * |
10 | * - Redistributions of source code must retain the above copyright |
10 | * - Redistributions of source code must retain the above copyright |
11 | * notice, this list of conditions and the following disclaimer. |
11 | * notice, this list of conditions and the following disclaimer. |
12 | * - Redistributions in binary form must reproduce the above copyright |
12 | * - Redistributions in binary form must reproduce the above copyright |
13 | * notice, this list of conditions and the following disclaimer in the |
13 | * notice, this list of conditions and the following disclaimer in the |
14 | * documentation and/or other materials provided with the distribution. |
14 | * documentation and/or other materials provided with the distribution. |
15 | * - The name of the author may not be used to endorse or promote products |
15 | * - The name of the author may not be used to endorse or promote products |
16 | * derived from this software without specific prior written permission. |
16 | * derived from this software without specific prior written permission. |
17 | * |
17 | * |
18 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
19 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
20 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
21 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
22 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
23 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
24 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
25 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
26 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
27 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
28 | */ |
28 | */ |
29 | 29 | ||
30 | /** @addtogroup genericipc |
30 | /** @addtogroup genericipc |
31 | * @{ |
31 | * @{ |
32 | */ |
32 | */ |
33 | /** |
33 | /** |
34 | * @file |
34 | * @file |
35 | * @brief IRQ notification framework. |
35 | * @brief IRQ notification framework. |
36 | * |
36 | * |
37 | * This framework allows applications to register to receive a notification |
37 | * This framework allows applications to register to receive a notification |
38 | * when interrupt is detected. The application may provide a simple 'top-half' |
38 | * when interrupt is detected. The application may provide a simple 'top-half' |
39 | * handler as part of its registration, which can perform simple operations |
39 | * handler as part of its registration, which can perform simple operations |
40 | * (read/write port/memory, add information to notification ipc message). |
40 | * (read/write port/memory, add information to notification ipc message). |
41 | * |
41 | * |
42 | * The structure of a notification message is as follows: |
42 | * The structure of a notification message is as follows: |
43 | * - METHOD: method as registered by the SYS_IPC_REGISTER_IRQ syscall |
43 | * - METHOD: method as registered by the SYS_IPC_REGISTER_IRQ syscall |
44 | * - ARG1: payload modified by a 'top-half' handler |
44 | * - ARG1: payload modified by a 'top-half' handler |
45 | * - ARG2: payload modified by a 'top-half' handler |
45 | * - ARG2: payload modified by a 'top-half' handler |
46 | * - ARG3: payload modified by a 'top-half' handler |
46 | * - ARG3: payload modified by a 'top-half' handler |
47 | * - in_phone_hash: interrupt counter (may be needed to assure correct order |
47 | * - in_phone_hash: interrupt counter (may be needed to assure correct order |
48 | * in multithreaded drivers) |
48 | * in multithreaded drivers) |
49 | */ |
49 | */ |
50 | 50 | ||
51 | #include <arch.h> |
51 | #include <arch.h> |
52 | #include <mm/slab.h> |
52 | #include <mm/slab.h> |
53 | #include <errno.h> |
53 | #include <errno.h> |
54 | #include <ddi/irq.h> |
54 | #include <ddi/irq.h> |
55 | #include <ipc/ipc.h> |
55 | #include <ipc/ipc.h> |
56 | #include <ipc/irq.h> |
56 | #include <ipc/irq.h> |
57 | #include <syscall/copy.h> |
57 | #include <syscall/copy.h> |
58 | #include <console/console.h> |
58 | #include <console/console.h> |
59 | #include <print.h> |
59 | #include <print.h> |
60 | 60 | ||
61 | /** Execute code associated with IRQ notification. |
61 | /** Execute code associated with IRQ notification. |
62 | * |
62 | * |
63 | * @param call Notification call. |
63 | * @param call Notification call. |
64 | * @param code Top-half pseudocode. |
64 | * @param code Top-half pseudocode. |
65 | */ |
65 | */ |
66 | static void code_execute(call_t *call, irq_code_t *code) |
66 | static void code_execute(call_t *call, irq_code_t *code) |
67 | { |
67 | { |
68 | int i; |
68 | int i; |
69 | unative_t dstval = 0; |
69 | unative_t dstval = 0; |
70 | 70 | ||
71 | if (!code) |
71 | if (!code) |
72 | return; |
72 | return; |
73 | 73 | ||
74 | for (i=0; i < code->cmdcount;i++) { |
74 | for (i = 0; i < code->cmdcount; i++) { |
75 | switch (code->cmds[i].cmd) { |
75 | switch (code->cmds[i].cmd) { |
76 | case CMD_MEM_READ_1: |
76 | case CMD_MEM_READ_1: |
77 | dstval = *((uint8_t *)code->cmds[i].addr); |
77 | dstval = *((uint8_t *) code->cmds[i].addr); |
78 | break; |
78 | break; |
79 | case CMD_MEM_READ_2: |
79 | case CMD_MEM_READ_2: |
80 | dstval = *((uint16_t *)code->cmds[i].addr); |
80 | dstval = *((uint16_t *) code->cmds[i].addr); |
81 | break; |
81 | break; |
82 | case CMD_MEM_READ_4: |
82 | case CMD_MEM_READ_4: |
83 | dstval = *((uint32_t *)code->cmds[i].addr); |
83 | dstval = *((uint32_t *) code->cmds[i].addr); |
84 | break; |
84 | break; |
85 | case CMD_MEM_READ_8: |
85 | case CMD_MEM_READ_8: |
86 | dstval = *((uint64_t *)code->cmds[i].addr); |
86 | dstval = *((uint64_t *) code->cmds[i].addr); |
87 | break; |
87 | break; |
88 | case CMD_MEM_WRITE_1: |
88 | case CMD_MEM_WRITE_1: |
89 | *((uint8_t *)code->cmds[i].addr) = code->cmds[i].value; |
89 | *((uint8_t *) code->cmds[i].addr) = code->cmds[i].value; |
90 | break; |
90 | break; |
91 | case CMD_MEM_WRITE_2: |
91 | case CMD_MEM_WRITE_2: |
92 | *((uint16_t *)code->cmds[i].addr) = code->cmds[i].value; |
92 | *((uint16_t *) code->cmds[i].addr) = code->cmds[i].value; |
93 | break; |
93 | break; |
94 | case CMD_MEM_WRITE_4: |
94 | case CMD_MEM_WRITE_4: |
95 | *((uint32_t *)code->cmds[i].addr) = code->cmds[i].value; |
95 | *((uint32_t *) code->cmds[i].addr) = code->cmds[i].value; |
96 | break; |
96 | break; |
97 | case CMD_MEM_WRITE_8: |
97 | case CMD_MEM_WRITE_8: |
98 | *((uint64_t *)code->cmds[i].addr) = code->cmds[i].value; |
98 | *((uint64_t *) code->cmds[i].addr) = code->cmds[i].value; |
99 | break; |
99 | break; |
100 | #if defined(ia32) || defined(amd64) |
100 | #if defined(ia32) || defined(amd64) |
101 | case CMD_PORT_READ_1: |
101 | case CMD_PORT_READ_1: |
102 | dstval = inb((long)code->cmds[i].addr); |
102 | dstval = inb((long) code->cmds[i].addr); |
103 | break; |
103 | break; |
104 | case CMD_PORT_WRITE_1: |
104 | case CMD_PORT_WRITE_1: |
105 | outb((long)code->cmds[i].addr, code->cmds[i].value); |
105 | outb((long) code->cmds[i].addr, code->cmds[i].value); |
106 | break; |
106 | break; |
107 | #endif |
107 | #endif |
108 | #if defined(ia64) && defined(SKI) |
108 | #if defined(ia64) && defined(SKI) |
109 | case CMD_IA64_GETCHAR: |
109 | case CMD_IA64_GETCHAR: |
110 | dstval = _getc(&ski_uconsole); |
110 | dstval = _getc(&ski_uconsole); |
111 | break; |
111 | break; |
112 | #endif |
112 | #endif |
113 | #if defined(ppc32) |
113 | #if defined(ppc32) |
114 | case CMD_PPC32_GETCHAR: |
114 | case CMD_PPC32_GETCHAR: |
115 | dstval = cuda_get_scancode(); |
115 | dstval = cuda_get_scancode(); |
116 | break; |
116 | break; |
117 | #endif |
117 | #endif |
118 | default: |
118 | default: |
119 | break; |
119 | break; |
120 | } |
120 | } |
121 | if (code->cmds[i].dstarg && code->cmds[i].dstarg < 4) { |
121 | if (code->cmds[i].dstarg && code->cmds[i].dstarg < 4) { |
122 | call->data.args[code->cmds[i].dstarg] = dstval; |
122 | call->data.args[code->cmds[i].dstarg] = dstval; |
123 | } |
123 | } |
124 | } |
124 | } |
125 | } |
125 | } |
126 | 126 | ||
- | 127 | /** Free top-half pseudocode. |
|
- | 128 | * |
|
- | 129 | * @param code Pointer to the top-half pseudocode. |
|
- | 130 | */ |
|
127 | static void code_free(irq_code_t *code) |
131 | static void code_free(irq_code_t *code) |
128 | { |
132 | { |
129 | if (code) { |
133 | if (code) { |
130 | free(code->cmds); |
134 | free(code->cmds); |
131 | free(code); |
135 | free(code); |
132 | } |
136 | } |
133 | } |
137 | } |
134 | 138 | ||
- | 139 | /** Copy top-half pseudocode from userspace into the kernel. |
|
- | 140 | * |
|
- | 141 | * @param ucode Userspace address of the top-half pseudocode. |
|
- | 142 | * |
|
- | 143 | * @return Kernel address of the copied pseudocode. |
|
- | 144 | */ |
|
135 | static irq_code_t * code_from_uspace(irq_code_t *ucode) |
145 | static irq_code_t *code_from_uspace(irq_code_t *ucode) |
136 | { |
146 | { |
137 | irq_code_t *code; |
147 | irq_code_t *code; |
138 | irq_cmd_t *ucmds; |
148 | irq_cmd_t *ucmds; |
139 | int rc; |
149 | int rc; |
140 | 150 | ||
141 | code = malloc(sizeof(*code), 0); |
151 | code = malloc(sizeof(*code), 0); |
142 | rc = copy_from_uspace(code, ucode, sizeof(*code)); |
152 | rc = copy_from_uspace(code, ucode, sizeof(*code)); |
143 | if (rc != 0) { |
153 | if (rc != 0) { |
144 | free(code); |
154 | free(code); |
145 | return NULL; |
155 | return NULL; |
146 | } |
156 | } |
147 | 157 | ||
148 | if (code->cmdcount > IRQ_MAX_PROG_SIZE) { |
158 | if (code->cmdcount > IRQ_MAX_PROG_SIZE) { |
149 | free(code); |
159 | free(code); |
150 | return NULL; |
160 | return NULL; |
151 | } |
161 | } |
152 | ucmds = code->cmds; |
162 | ucmds = code->cmds; |
153 | code->cmds = malloc(sizeof(code->cmds[0]) * (code->cmdcount), 0); |
163 | code->cmds = malloc(sizeof(code->cmds[0]) * code->cmdcount, 0); |
- | 164 | rc = copy_from_uspace(code->cmds, ucmds, |
|
154 | rc = copy_from_uspace(code->cmds, ucmds, sizeof(code->cmds[0]) * (code->cmdcount)); |
165 | sizeof(code->cmds[0]) * code->cmdcount); |
155 | if (rc != 0) { |
166 | if (rc != 0) { |
156 | free(code->cmds); |
167 | free(code->cmds); |
157 | free(code); |
168 | free(code); |
158 | return NULL; |
169 | return NULL; |
159 | } |
170 | } |
160 | 171 | ||
161 | return code; |
172 | return code; |
162 | } |
173 | } |
163 | 174 | ||
164 | /** Unregister task from IRQ notification. |
175 | /** Unregister task from IRQ notification. |
165 | * |
176 | * |
166 | * @param box Answerbox associated with the notification. |
177 | * @param box Answerbox associated with the notification. |
167 | * @param inr IRQ numbe. |
178 | * @param inr IRQ number. |
168 | * @param devno Device number. |
179 | * @param devno Device number. |
169 | */ |
180 | */ |
170 | void ipc_irq_unregister(answerbox_t *box, inr_t inr, devno_t devno) |
181 | void ipc_irq_unregister(answerbox_t *box, inr_t inr, devno_t devno) |
171 | { |
182 | { |
172 | ipl_t ipl; |
183 | ipl_t ipl; |
173 | irq_t *irq; |
184 | irq_t *irq; |
174 | 185 | ||
175 | ipl = interrupts_disable(); |
186 | ipl = interrupts_disable(); |
176 | irq = irq_find_and_lock(inr, devno); |
187 | irq = irq_find_and_lock(inr, devno); |
177 | if (irq) { |
188 | if (irq) { |
178 | if (irq->notif_cfg.answerbox == box) { |
189 | if (irq->notif_cfg.answerbox == box) { |
179 | code_free(irq->notif_cfg.code); |
190 | code_free(irq->notif_cfg.code); |
180 | irq->notif_cfg.notify = false; |
191 | irq->notif_cfg.notify = false; |
181 | irq->notif_cfg.answerbox = NULL; |
192 | irq->notif_cfg.answerbox = NULL; |
182 | irq->notif_cfg.code = NULL; |
193 | irq->notif_cfg.code = NULL; |
183 | irq->notif_cfg.method = 0; |
194 | irq->notif_cfg.method = 0; |
184 | irq->notif_cfg.counter = 0; |
195 | irq->notif_cfg.counter = 0; |
185 | 196 | ||
186 | spinlock_lock(&box->irq_lock); |
197 | spinlock_lock(&box->irq_lock); |
187 | list_remove(&irq->notif_cfg.link); |
198 | list_remove(&irq->notif_cfg.link); |
188 | spinlock_unlock(&box->irq_lock); |
199 | spinlock_unlock(&box->irq_lock); |
189 | 200 | ||
190 | spinlock_unlock(&irq->lock); |
201 | spinlock_unlock(&irq->lock); |
191 | } |
202 | } |
192 | } |
203 | } |
193 | interrupts_restore(ipl); |
204 | interrupts_restore(ipl); |
194 | } |
205 | } |
195 | 206 | ||
196 | /** Register an answerbox as a receiving end for IRQ notifications. |
207 | /** Register an answerbox as a receiving end for IRQ notifications. |
197 | * |
208 | * |
198 | * @param box Receiving answerbox. |
209 | * @param box Receiving answerbox. |
199 | * @param inr IRQ number. |
210 | * @param inr IRQ number. |
200 | * @param devno Device number. |
211 | * @param devno Device number. |
201 | * @param method Method to be associated with the notification. |
212 | * @param method Method to be associated with the notification. |
202 | * @param ucode Uspace pointer to top-half pseudocode. |
213 | * @param ucode Uspace pointer to top-half pseudocode. |
203 | * |
214 | * |
204 | * @return EBADMEM, ENOENT or EEXISTS on failure or 0 on success. |
215 | * @return EBADMEM, ENOENT or EEXISTS on failure or 0 on success. |
205 | */ |
216 | */ |
206 | int ipc_irq_register(answerbox_t *box, inr_t inr, devno_t devno, unative_t method, irq_code_t *ucode) |
217 | int ipc_irq_register(answerbox_t *box, inr_t inr, devno_t devno, |
- | 218 | unative_t method, irq_code_t *ucode) |
|
207 | { |
219 | { |
208 | ipl_t ipl; |
220 | ipl_t ipl; |
209 | irq_code_t *code; |
221 | irq_code_t *code; |
210 | irq_t *irq; |
222 | irq_t *irq; |
211 | 223 | ||
212 | if (ucode) { |
224 | if (ucode) { |
213 | code = code_from_uspace(ucode); |
225 | code = code_from_uspace(ucode); |
214 | if (!code) |
226 | if (!code) |
215 | return EBADMEM; |
227 | return EBADMEM; |
216 | } else |
228 | } else { |
217 | code = NULL; |
229 | code = NULL; |
- | 230 | } |
|
218 | 231 | ||
219 | ipl = interrupts_disable(); |
232 | ipl = interrupts_disable(); |
220 | irq = irq_find_and_lock(inr, devno); |
233 | irq = irq_find_and_lock(inr, devno); |
221 | if (!irq) { |
234 | if (!irq) { |
222 | interrupts_restore(ipl); |
235 | interrupts_restore(ipl); |
223 | code_free(code); |
236 | code_free(code); |
224 | return ENOENT; |
237 | return ENOENT; |
225 | } |
238 | } |
226 | 239 | ||
227 | if (irq->notif_cfg.answerbox) { |
240 | if (irq->notif_cfg.answerbox) { |
228 | spinlock_unlock(&irq->lock); |
241 | spinlock_unlock(&irq->lock); |
229 | interrupts_restore(ipl); |
242 | interrupts_restore(ipl); |
230 | code_free(code); |
243 | code_free(code); |
231 | return EEXISTS; |
244 | return EEXISTS; |
232 | } |
245 | } |
233 | 246 | ||
234 | irq->notif_cfg.notify = true; |
247 | irq->notif_cfg.notify = true; |
235 | irq->notif_cfg.answerbox = box; |
248 | irq->notif_cfg.answerbox = box; |
236 | irq->notif_cfg.method = method; |
249 | irq->notif_cfg.method = method; |
237 | irq->notif_cfg.code = code; |
250 | irq->notif_cfg.code = code; |
238 | irq->notif_cfg.counter = 0; |
251 | irq->notif_cfg.counter = 0; |
239 | 252 | ||
240 | spinlock_lock(&box->irq_lock); |
253 | spinlock_lock(&box->irq_lock); |
241 | list_append(&irq->notif_cfg.link, &box->irq_head); |
254 | list_append(&irq->notif_cfg.link, &box->irq_head); |
242 | spinlock_unlock(&box->irq_lock); |
255 | spinlock_unlock(&box->irq_lock); |
243 | 256 | ||
244 | spinlock_unlock(&irq->lock); |
257 | spinlock_unlock(&irq->lock); |
245 | interrupts_restore(ipl); |
258 | interrupts_restore(ipl); |
246 | 259 | ||
247 | return 0; |
260 | return 0; |
248 | } |
261 | } |
249 | 262 | ||
250 | /** Add call to proper answerbox queue. |
263 | /** Add a call to the proper answerbox queue. |
251 | * |
264 | * |
252 | * Assume irq->lock is locked. |
265 | * Assume irq->lock is locked. |
253 | * |
266 | * |
- | 267 | * @param irq IRQ structure referencing the target answerbox. |
|
- | 268 | * @param call IRQ notification call. |
|
254 | */ |
269 | */ |
255 | static void send_call(irq_t *irq, call_t *call) |
270 | static void send_call(irq_t *irq, call_t *call) |
256 | { |
271 | { |
257 | spinlock_lock(&irq->notif_cfg.answerbox->irq_lock); |
272 | spinlock_lock(&irq->notif_cfg.answerbox->irq_lock); |
258 | list_append(&call->link, &irq->notif_cfg.answerbox->irq_notifs); |
273 | list_append(&call->link, &irq->notif_cfg.answerbox->irq_notifs); |
259 | spinlock_unlock(&irq->notif_cfg.answerbox->irq_lock); |
274 | spinlock_unlock(&irq->notif_cfg.answerbox->irq_lock); |
260 | 275 | ||
261 | waitq_wakeup(&irq->notif_cfg.answerbox->wq, WAKEUP_FIRST); |
276 | waitq_wakeup(&irq->notif_cfg.answerbox->wq, WAKEUP_FIRST); |
262 | } |
277 | } |
263 | 278 | ||
264 | /** Send notification message |
279 | /** Send notification message. |
265 | * |
280 | * |
- | 281 | * @param irq IRQ structure. |
|
- | 282 | * @param a1 Driver-specific payload argument. |
|
- | 283 | * @param a2 Driver-specific payload argument. |
|
- | 284 | * @param a3 Driver-specific payload argument. |
|
266 | */ |
285 | */ |
267 | void ipc_irq_send_msg(irq_t *irq, unative_t a1, unative_t a2, unative_t a3) |
286 | void ipc_irq_send_msg(irq_t *irq, unative_t a1, unative_t a2, unative_t a3) |
268 | { |
287 | { |
269 | call_t *call; |
288 | call_t *call; |
270 | 289 | ||
271 | spinlock_lock(&irq->lock); |
290 | spinlock_lock(&irq->lock); |
272 | 291 | ||
273 | if (irq->notif_cfg.answerbox) { |
292 | if (irq->notif_cfg.answerbox) { |
274 | call = ipc_call_alloc(FRAME_ATOMIC); |
293 | call = ipc_call_alloc(FRAME_ATOMIC); |
275 | if (!call) { |
294 | if (!call) { |
276 | spinlock_unlock(&irq->lock); |
295 | spinlock_unlock(&irq->lock); |
277 | return; |
296 | return; |
278 | } |
297 | } |
279 | call->flags |= IPC_CALL_NOTIF; |
298 | call->flags |= IPC_CALL_NOTIF; |
280 | IPC_SET_METHOD(call->data, irq->notif_cfg.method); |
299 | IPC_SET_METHOD(call->data, irq->notif_cfg.method); |
281 | IPC_SET_ARG1(call->data, a1); |
300 | IPC_SET_ARG1(call->data, a1); |
282 | IPC_SET_ARG2(call->data, a2); |
301 | IPC_SET_ARG2(call->data, a2); |
283 | IPC_SET_ARG3(call->data, a3); |
302 | IPC_SET_ARG3(call->data, a3); |
284 | /* Put a counter to the message */ |
303 | /* Put a counter to the message */ |
285 | call->priv = ++irq->notif_cfg.counter; |
304 | call->priv = ++irq->notif_cfg.counter; |
286 | 305 | ||
287 | send_call(irq, call); |
306 | send_call(irq, call); |
288 | } |
307 | } |
289 | spinlock_unlock(&irq->lock); |
308 | spinlock_unlock(&irq->lock); |
290 | } |
309 | } |
291 | 310 | ||
292 | /** Notify task that an irq had occurred. |
311 | /** Notify a task that an IRQ had occurred. |
293 | * |
312 | * |
294 | * We expect interrupts to be disabled and the irq->lock already held. |
313 | * We expect interrupts to be disabled and the irq->lock already held. |
- | 314 | * |
|
- | 315 | * @param irq IRQ structure. |
|
295 | */ |
316 | */ |
296 | void ipc_irq_send_notif(irq_t *irq) |
317 | void ipc_irq_send_notif(irq_t *irq) |
297 | { |
318 | { |
298 | call_t *call; |
319 | call_t *call; |
299 | 320 | ||
300 | ASSERT(irq); |
321 | ASSERT(irq); |
301 | 322 | ||
302 | if (irq->notif_cfg.answerbox) { |
323 | if (irq->notif_cfg.answerbox) { |
303 | call = ipc_call_alloc(FRAME_ATOMIC); |
324 | call = ipc_call_alloc(FRAME_ATOMIC); |
304 | if (!call) { |
325 | if (!call) { |
305 | return; |
326 | return; |
306 | } |
327 | } |
307 | call->flags |= IPC_CALL_NOTIF; |
328 | call->flags |= IPC_CALL_NOTIF; |
308 | /* Put a counter to the message */ |
329 | /* Put a counter to the message */ |
309 | call->priv = ++irq->notif_cfg.counter; |
330 | call->priv = ++irq->notif_cfg.counter; |
310 | /* Set up args */ |
331 | /* Set up args */ |
311 | IPC_SET_METHOD(call->data, irq->notif_cfg.method); |
332 | IPC_SET_METHOD(call->data, irq->notif_cfg.method); |
312 | 333 | ||
313 | /* Execute code to handle irq */ |
334 | /* Execute code to handle irq */ |
314 | code_execute(call, irq->notif_cfg.code); |
335 | code_execute(call, irq->notif_cfg.code); |
315 | 336 | ||
316 | send_call(irq, call); |
337 | send_call(irq, call); |
317 | } |
338 | } |
318 | } |
339 | } |
319 | 340 | ||
320 | /** Disconnect all IRQ notifications from an answerbox. |
341 | /** Disconnect all IRQ notifications from an answerbox. |
321 | * |
342 | * |
322 | * This function is effective because the answerbox contains |
343 | * This function is effective because the answerbox contains |
323 | * list of all irq_t structures that are registered to |
344 | * list of all irq_t structures that are registered to |
324 | * send notifications to it. |
345 | * send notifications to it. |
325 | * |
346 | * |
326 | * @param box Answerbox for which we want to carry out the cleanup. |
347 | * @param box Answerbox for which we want to carry out the cleanup. |
327 | */ |
348 | */ |
328 | void ipc_irq_cleanup(answerbox_t *box) |
349 | void ipc_irq_cleanup(answerbox_t *box) |
329 | { |
350 | { |
330 | ipl_t ipl; |
351 | ipl_t ipl; |
331 | 352 | ||
332 | loop: |
353 | loop: |
333 | ipl = interrupts_disable(); |
354 | ipl = interrupts_disable(); |
334 | spinlock_lock(&box->irq_lock); |
355 | spinlock_lock(&box->irq_lock); |
335 | 356 | ||
336 | while (box->irq_head.next != &box->irq_head) { |
357 | while (box->irq_head.next != &box->irq_head) { |
337 | link_t *cur = box->irq_head.next; |
358 | link_t *cur = box->irq_head.next; |
338 | irq_t *irq; |
359 | irq_t *irq; |
339 | DEADLOCK_PROBE_INIT(p_irqlock); |
360 | DEADLOCK_PROBE_INIT(p_irqlock); |
340 | 361 | ||
341 | irq = list_get_instance(cur, irq_t, notif_cfg.link); |
362 | irq = list_get_instance(cur, irq_t, notif_cfg.link); |
342 | if (!spinlock_trylock(&irq->lock)) { |
363 | if (!spinlock_trylock(&irq->lock)) { |
343 | /* |
364 | /* |
344 | * Avoid deadlock by trying again. |
365 | * Avoid deadlock by trying again. |
345 | */ |
366 | */ |
346 | spinlock_unlock(&box->irq_lock); |
367 | spinlock_unlock(&box->irq_lock); |
347 | interrupts_restore(ipl); |
368 | interrupts_restore(ipl); |
348 | DEADLOCK_PROBE(p_irqlock, DEADLOCK_THRESHOLD); |
369 | DEADLOCK_PROBE(p_irqlock, DEADLOCK_THRESHOLD); |
349 | goto loop; |
370 | goto loop; |
350 | } |
371 | } |
351 | 372 | ||
352 | ASSERT(irq->notif_cfg.answerbox == box); |
373 | ASSERT(irq->notif_cfg.answerbox == box); |
353 | 374 | ||
354 | list_remove(&irq->notif_cfg.link); |
375 | list_remove(&irq->notif_cfg.link); |
355 | 376 | ||
356 | /* |
377 | /* |
357 | * Don't forget to free any top-half pseudocode. |
378 | * Don't forget to free any top-half pseudocode. |
358 | */ |
379 | */ |
359 | code_free(irq->notif_cfg.code); |
380 | code_free(irq->notif_cfg.code); |
360 | 381 | ||
361 | irq->notif_cfg.notify = false; |
382 | irq->notif_cfg.notify = false; |
362 | irq->notif_cfg.answerbox = NULL; |
383 | irq->notif_cfg.answerbox = NULL; |
363 | irq->notif_cfg.code = NULL; |
384 | irq->notif_cfg.code = NULL; |
364 | irq->notif_cfg.method = 0; |
385 | irq->notif_cfg.method = 0; |
365 | irq->notif_cfg.counter = 0; |
386 | irq->notif_cfg.counter = 0; |
366 | 387 | ||
367 | spinlock_unlock(&irq->lock); |
388 | spinlock_unlock(&irq->lock); |
368 | } |
389 | } |
369 | 390 | ||
370 | spinlock_unlock(&box->irq_lock); |
391 | spinlock_unlock(&box->irq_lock); |
371 | interrupts_restore(ipl); |
392 | interrupts_restore(ipl); |
372 | } |
393 | } |
373 | 394 | ||
374 | /** @} |
395 | /** @} |
375 | */ |
396 | */ |
376 | 397 |