Rev 1474 | Rev 1642 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1474 | Rev 1537 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | 29 | ||
30 | #include <arch.h> |
30 | #include <arch.h> |
31 | #include <arch/cp0.h> |
31 | #include <arch/cp0.h> |
32 | #include <arch/exception.h> |
32 | #include <arch/exception.h> |
33 | #include <arch/asm.h> |
33 | #include <arch/asm.h> |
34 | #include <mm/as.h> |
34 | #include <mm/as.h> |
35 | 35 | ||
36 | #include <userspace.h> |
36 | #include <userspace.h> |
37 | #include <arch/console.h> |
37 | #include <arch/console.h> |
38 | #include <memstr.h> |
38 | #include <memstr.h> |
39 | #include <proc/thread.h> |
39 | #include <proc/thread.h> |
40 | #include <proc/uarg.h> |
40 | #include <proc/uarg.h> |
41 | #include <print.h> |
41 | #include <print.h> |
42 | #include <syscall/syscall.h> |
42 | #include <syscall/syscall.h> |
43 | 43 | ||
44 | #include <arch/interrupt.h> |
44 | #include <arch/interrupt.h> |
45 | #include <arch/drivers/arc.h> |
45 | #include <arch/drivers/arc.h> |
46 | #include <console/chardev.h> |
46 | #include <console/chardev.h> |
47 | #include <arch/debugger.h> |
47 | #include <arch/debugger.h> |
48 | #include <genarch/fb/fb.h> |
48 | #include <genarch/fb/fb.h> |
49 | 49 | ||
50 | #include <arch/asm/regname.h> |
50 | #include <arch/asm/regname.h> |
51 | 51 | ||
52 | /* Size of the code jumping to the exception handler code |
52 | /* Size of the code jumping to the exception handler code |
53 | * - J+NOP |
53 | * - J+NOP |
54 | */ |
54 | */ |
55 | #define EXCEPTION_JUMP_SIZE 8 |
55 | #define EXCEPTION_JUMP_SIZE 8 |
56 | 56 | ||
57 | #define TLB_EXC ((char *) 0x80000000) |
57 | #define TLB_EXC ((char *) 0x80000000) |
58 | #define NORM_EXC ((char *) 0x80000180) |
58 | #define NORM_EXC ((char *) 0x80000180) |
59 | #define CACHE_EXC ((char *) 0x80000100) |
59 | #define CACHE_EXC ((char *) 0x80000100) |
60 | 60 | ||
61 | void arch_pre_main(void) |
61 | void arch_pre_main(void) |
62 | { |
62 | { |
63 | /* Setup usermode */ |
63 | /* Setup usermode */ |
64 | init.cnt = 5; |
64 | init.cnt = 6; |
65 | init.tasks[0].addr = INIT_ADDRESS; |
65 | init.tasks[0].addr = INIT_ADDRESS; |
66 | init.tasks[0].size = INIT_SIZE; |
66 | init.tasks[0].size = INIT_SIZE; |
67 | init.tasks[1].addr = INIT_ADDRESS + 0x100000; |
67 | init.tasks[1].addr = INIT_ADDRESS + 0x100000; |
68 | init.tasks[1].size = INIT_SIZE; |
68 | init.tasks[1].size = INIT_SIZE; |
69 | init.tasks[2].addr = INIT_ADDRESS + 0x200000; |
69 | init.tasks[2].addr = INIT_ADDRESS + 0x200000; |
70 | init.tasks[2].size = INIT_SIZE; |
70 | init.tasks[2].size = INIT_SIZE; |
71 | init.tasks[3].addr = INIT_ADDRESS + 0x300000; |
71 | init.tasks[3].addr = INIT_ADDRESS + 0x300000; |
72 | init.tasks[3].size = INIT_SIZE; |
72 | init.tasks[3].size = INIT_SIZE; |
73 | init.tasks[4].addr = INIT_ADDRESS + 0x400000; |
73 | init.tasks[4].addr = INIT_ADDRESS + 0x400000; |
74 | init.tasks[4].size = INIT_SIZE; |
74 | init.tasks[4].size = INIT_SIZE; |
75 | - | ||
- | 75 | init.tasks[5].addr = INIT_ADDRESS + 0x500000; |
|
- | 76 | init.tasks[5].size = INIT_SIZE; |
|
76 | } |
77 | } |
77 | 78 | ||
78 | void arch_pre_mm_init(void) |
79 | void arch_pre_mm_init(void) |
79 | { |
80 | { |
80 | /* It is not assumed by default */ |
81 | /* It is not assumed by default */ |
81 | interrupts_disable(); |
82 | interrupts_disable(); |
82 | 83 | ||
83 | /* Initialize dispatch table */ |
84 | /* Initialize dispatch table */ |
84 | exception_init(); |
85 | exception_init(); |
85 | arc_init(); |
86 | arc_init(); |
86 | 87 | ||
87 | /* Copy the exception vectors to the right places */ |
88 | /* Copy the exception vectors to the right places */ |
88 | memcpy(TLB_EXC, (char *)tlb_refill_entry, EXCEPTION_JUMP_SIZE); |
89 | memcpy(TLB_EXC, (char *)tlb_refill_entry, EXCEPTION_JUMP_SIZE); |
89 | memcpy(NORM_EXC, (char *)exception_entry, EXCEPTION_JUMP_SIZE); |
90 | memcpy(NORM_EXC, (char *)exception_entry, EXCEPTION_JUMP_SIZE); |
90 | memcpy(CACHE_EXC, (char *)cache_error_entry, EXCEPTION_JUMP_SIZE); |
91 | memcpy(CACHE_EXC, (char *)cache_error_entry, EXCEPTION_JUMP_SIZE); |
91 | 92 | ||
92 | interrupt_init(); |
93 | interrupt_init(); |
93 | /* |
94 | /* |
94 | * Switch to BEV normal level so that exception vectors point to the kernel. |
95 | * Switch to BEV normal level so that exception vectors point to the kernel. |
95 | * Clear the error level. |
96 | * Clear the error level. |
96 | */ |
97 | */ |
97 | cp0_status_write(cp0_status_read() & ~(cp0_status_bev_bootstrap_bit|cp0_status_erl_error_bit)); |
98 | cp0_status_write(cp0_status_read() & ~(cp0_status_bev_bootstrap_bit|cp0_status_erl_error_bit)); |
98 | 99 | ||
99 | /* |
100 | /* |
100 | * Mask all interrupts |
101 | * Mask all interrupts |
101 | */ |
102 | */ |
102 | cp0_mask_all_int(); |
103 | cp0_mask_all_int(); |
103 | 104 | ||
104 | /* |
105 | /* |
105 | * Unmask hardware clock interrupt. |
106 | * Unmask hardware clock interrupt. |
106 | */ |
107 | */ |
107 | cp0_unmask_int(TIMER_IRQ); |
108 | cp0_unmask_int(TIMER_IRQ); |
108 | 109 | ||
109 | console_init(); |
110 | console_init(); |
110 | debugger_init(); |
111 | debugger_init(); |
111 | } |
112 | } |
112 | 113 | ||
113 | void arch_post_mm_init(void) |
114 | void arch_post_mm_init(void) |
114 | { |
115 | { |
115 | #ifdef CONFIG_FB |
116 | #ifdef CONFIG_FB |
116 | fb_init(0x12000000, 640, 480, 24, 1920); // gxemul framebuffer |
117 | fb_init(0x12000000, 640, 480, 24, 1920); // gxemul framebuffer |
117 | #endif |
118 | #endif |
118 | } |
119 | } |
119 | 120 | ||
120 | void arch_pre_smp_init(void) |
121 | void arch_pre_smp_init(void) |
121 | { |
122 | { |
122 | } |
123 | } |
123 | 124 | ||
124 | void arch_post_smp_init(void) |
125 | void arch_post_smp_init(void) |
125 | { |
126 | { |
126 | } |
127 | } |
127 | 128 | ||
128 | /* Stack pointer saved when entering user mode */ |
129 | /* Stack pointer saved when entering user mode */ |
129 | /* TODO: How do we do it on SMP system???? */ |
130 | /* TODO: How do we do it on SMP system???? */ |
130 | 131 | ||
131 | /* Why the linker moves the variable 64K away in assembler |
132 | /* Why the linker moves the variable 64K away in assembler |
132 | * when not in .text section ???????? |
133 | * when not in .text section ???????? |
133 | */ |
134 | */ |
134 | __address supervisor_sp __attribute__ ((section (".text"))); |
135 | __address supervisor_sp __attribute__ ((section (".text"))); |
135 | 136 | ||
136 | void userspace(uspace_arg_t *kernel_uarg) |
137 | void userspace(uspace_arg_t *kernel_uarg) |
137 | { |
138 | { |
138 | /* EXL=1, UM=1, IE=1 */ |
139 | /* EXL=1, UM=1, IE=1 */ |
139 | cp0_status_write(cp0_status_read() | (cp0_status_exl_exception_bit | |
140 | cp0_status_write(cp0_status_read() | (cp0_status_exl_exception_bit | |
140 | cp0_status_um_bit | |
141 | cp0_status_um_bit | |
141 | cp0_status_ie_enabled_bit)); |
142 | cp0_status_ie_enabled_bit)); |
142 | cp0_epc_write((__address) kernel_uarg->uspace_entry); |
143 | cp0_epc_write((__address) kernel_uarg->uspace_entry); |
143 | userspace_asm(((__address) kernel_uarg->uspace_stack+PAGE_SIZE), |
144 | userspace_asm(((__address) kernel_uarg->uspace_stack+PAGE_SIZE), |
144 | (__address) kernel_uarg->uspace_uarg, |
145 | (__address) kernel_uarg->uspace_uarg, |
145 | (__address) kernel_uarg->uspace_entry); |
146 | (__address) kernel_uarg->uspace_entry); |
146 | while (1) |
147 | while (1) |
147 | ; |
148 | ; |
148 | } |
149 | } |
149 | 150 | ||
150 | /** Perform mips32 specific tasks needed before the new task is run. */ |
151 | /** Perform mips32 specific tasks needed before the new task is run. */ |
151 | void before_task_runs_arch(void) |
152 | void before_task_runs_arch(void) |
152 | { |
153 | { |
153 | } |
154 | } |
154 | 155 | ||
155 | /** Perform mips32 specific tasks needed before the new thread is scheduled. */ |
156 | /** Perform mips32 specific tasks needed before the new thread is scheduled. */ |
156 | void before_thread_runs_arch(void) |
157 | void before_thread_runs_arch(void) |
157 | { |
158 | { |
158 | supervisor_sp = (__address) &THREAD->kstack[THREAD_STACK_SIZE-SP_DELTA]; |
159 | supervisor_sp = (__address) &THREAD->kstack[THREAD_STACK_SIZE-SP_DELTA]; |
159 | } |
160 | } |
160 | 161 | ||
161 | void after_thread_ran_arch(void) |
162 | void after_thread_ran_arch(void) |
162 | { |
163 | { |
163 | } |
164 | } |
164 | 165 | ||
165 | /** Set thread-local-storage pointer |
166 | /** Set thread-local-storage pointer |
166 | * |
167 | * |
167 | * We have it currently in K1, it is |
168 | * We have it currently in K1, it is |
168 | * possible to have it separately in the future. |
169 | * possible to have it separately in the future. |
169 | */ |
170 | */ |
170 | __native sys_tls_set(__native addr) |
171 | __native sys_tls_set(__native addr) |
171 | { |
172 | { |
172 | return 0; |
173 | return 0; |
173 | } |
174 | } |
174 | 175 | ||
175 | 176 |