WebSVN – HelenOS – Diff – /branches/dd/kernel/arch/arm32/src/mm/page_fault.c


/*
 * Copyright (c) 2007 Pavel Jancik, Michal Kebrt
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - The name of the author may not be used to endorse or promote products
 *   derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
/** @addtogroup arm32mm
 * @{
 */
/** @file
 *  @brief Page fault related functions.
 */
#include <panic.h>
#include <arch/exception.h>
#include <arch/debug/print.h>
#include <arch/mm/page_fault.h>
#include <mm/as.h>
#include <genarch/mm/page_pt.h>
#include <arch.h>
#include <interrupt.h>
#include <print.h>
 
/** Returns value stored in fault status register.
 *
 *  @return Value stored in CP15 fault status register (FSR).
 */
static inline fault_status_t read_fault_status_register(void)
{
    fault_status_union_t fsu;
   
    /* fault status is stored in CP15 register 5 */
    asm volatile (
        "mrc p15, 0, %[dummy], c5, c0, 0"
        : [dummy] "=r" (fsu.dummy)
    );
   
    return fsu.fs;
}
 
/** Returns FAR (fault address register) content.
 *
 * @return FAR (fault address register) content (address that caused a page
 *         fault)
 */
static inline uintptr_t read_fault_address_register(void)
{
    uintptr_t ret;
   
    /* fault adress is stored in CP15 register 6 */
    asm volatile (
        "mrc p15, 0, %[ret], c6, c0, 0"
        : [ret] "=r" (ret)
    );
   
    return ret;
}
 
/** Decides whether the instruction is load/store or not.
 *
 * @param instr Instruction
 *
 * @return true when instruction is load/store, false otherwise
 *
 */
static inline bool is_load_store_instruction(instruction_t instr)
{
    /* load store immediate offset */
    if (instr.type == 0x2)
        return true;
   
 
    /* load store register offset */
    if ((instr.type == 0x3) && (instr.bit4 == 0))
        return true;
   
 
    /* load store multiple */
    if (instr.type == 0x4)
        return true;
   
 
    /* oprocessor load/store */
    if (instr.type == 0x6)
        return true;
   
 
    return false;
}
 
/** Decides whether the instruction is swap or not.
 *
 * @param instr Instruction
 *
 * @return true when instruction is swap, false otherwise
 */
static inline bool is_swap_instruction(instruction_t instr)
{
    /* swap, swapb instruction */
    if ((instr.type == 0x0) &&
        ((instr.opcode == 0x8) || (instr.opcode == 0xa)) &&
        (instr.access == 0x0) && (instr.bits567 == 0x4) && (instr.bit4 == 1))
        return true;
   
 
    return false;
}
 
/** Decides whether read or write into memory is requested.
 *
 * @param instr_addr   Address of instruction which tries to access memory.
 * @param badvaddr     Virtual address the instruction tries to access.
 *
 * @return Type of access into memory, PF_ACCESS_EXEC if no memory access is
 *     requested.
 */
static pf_access_t get_memory_access_type(uint32_t instr_addr,
    uintptr_t badvaddr)
{
    instruction_union_t instr_union;
    instr_union.pc = instr_addr;
 
    instruction_t instr = *(instr_union.instr);
 
    /* undefined instructions */
    if (instr.condition == 0xf) {
        panic("page_fault - instruction does not access memory "
            "(instr_code: %x, badvaddr:%x).", instr, badvaddr);
        return PF_ACCESS_EXEC;
    }
 
    /* load store instructions */
    if (is_load_store_instruction(instr)) {
        if (instr.access == 1) {
            return PF_ACCESS_READ;
        } else {
            return PF_ACCESS_WRITE;
        }
    }
 
    /* swap, swpb instruction */
    if (is_swap_instruction(instr)) {
        return PF_ACCESS_WRITE;
    }
 
    panic("page_fault - instruction doesn't access memory "
        "(instr_code: %x, badvaddr:%x).", instr, badvaddr);
 
    return PF_ACCESS_EXEC;
}
 
/** Handles "data abort" exception (load or store at invalid address).
 *
 * @param exc_no    Exception number.
 * @param istate    CPU state when exception occured.
 */
void data_abort(int exc_no, istate_t *istate)
{
    fault_status_t fsr __attribute__ ((unused)) =
        read_fault_status_register();
    uintptr_t badvaddr = read_fault_address_register();
 
    pf_access_t access = get_memory_access_type(istate->pc, badvaddr);
 
    int ret = as_page_fault(badvaddr, access, istate);
 
    if (ret == AS_PF_FAULT) {
        print_istate(istate);
        dprintf("page fault - pc: %x, va: %x, status: %x(%x), "
            "access:%d\n", istate->pc, badvaddr, fsr.status, fsr,
            access);
 
        fault_if_from_uspace(istate, "Page fault: %#x.", badvaddr);
        panic("Page fault.");
    }
}
 
/** Handles "prefetch abort" exception (instruction couldn't be executed).
 *
 * @param exc_no    Exception number.
 * @param istate    CPU state when exception occured.
 */
void prefetch_abort(int exc_no, istate_t *istate)
{
    int ret = as_page_fault(istate->pc, PF_ACCESS_EXEC, istate);
 
    if (ret == AS_PF_FAULT) {
        dprintf("prefetch_abort\n");
        print_istate(istate);
        panic("page fault - prefetch_abort at address: %x.",
            istate->pc);
    }
}
 
/** @}
 */
 

Rev 3022	Rev 4055
1	/*	1	/*
2	* Copyright (c) 2007 Pavel Jancik, Michal Kebrt	2	* Copyright (c) 2007 Pavel Jancik, Michal Kebrt
3	* All rights reserved.	3	* All rights reserved.
4	*	4	*
5	* Redistribution and use in source and binary forms, with or without	5	* Redistribution and use in source and binary forms, with or without
6	* modification, are permitted provided that the following conditions	6	* modification, are permitted provided that the following conditions
7	* are met:	7	* are met:
8	*	8	*
9	* - Redistributions of source code must retain the above copyright	9	* - Redistributions of source code must retain the above copyright
10	* notice, this list of conditions and the following disclaimer.	10	* notice, this list of conditions and the following disclaimer.
11	* - Redistributions in binary form must reproduce the above copyright	11	* - Redistributions in binary form must reproduce the above copyright
12	* notice, this list of conditions and the following disclaimer in the	12	* notice, this list of conditions and the following disclaimer in the
13	* documentation and/or other materials provided with the distribution.	13	* documentation and/or other materials provided with the distribution.
14	* - The name of the author may not be used to endorse or promote products	14	* - The name of the author may not be used to endorse or promote products
15	* derived from this software without specific prior written permission.	15	* derived from this software without specific prior written permission.
16	*	16	*
17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR	17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES	18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.	19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,	20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT	21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,	22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY	23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT	24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF	25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.	26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27	*/	27	*/
28		28
29	/** @addtogroup arm32mm	29	/** @addtogroup arm32mm
30	* @{	30	* @{
31	*/	31	*/
32	/** @file	32	/** @file
33	* @brief Page fault related functions.	33	* @brief Page fault related functions.
34	*/	34	*/
35	#include <panic.h>	35	#include <panic.h>
36	#include <arch/exception.h>	36	#include <arch/exception.h>
37	#include <arch/debug/print.h>	37	#include <arch/debug/print.h>
38	#include <arch/mm/page_fault.h>	38	#include <arch/mm/page_fault.h>
39	#include <mm/as.h>	39	#include <mm/as.h>
40	#include <genarch/mm/page_pt.h>	40	#include <genarch/mm/page_pt.h>
41	#include <arch.h>	41	#include <arch.h>
42	#include <interrupt.h>	42	#include <interrupt.h>
-		43	#include <print.h>
43		44
44	/** Returns value stored in fault status register.	45	/** Returns value stored in fault status register.
45	*	46	*
46	* @return Value stored in CP15 fault status register (FSR).	47	* @return Value stored in CP15 fault status register (FSR).
47	*/	48	*/
48	static inline fault_status_t read_fault_status_register(void)	49	static inline fault_status_t read_fault_status_register(void)
49	{	50	{
50	fault_status_union_t fsu;	51	fault_status_union_t fsu;
51		52
52	/* fault status is stored in CP15 register 5 */	53	/* fault status is stored in CP15 register 5 */
53	asm volatile (	54	asm volatile (
54	"mrc p15, 0, %0, c5, c0, 0"	55	"mrc p15, 0, %[dummy], c5, c0, 0"
55	: "=r"(fsu.dummy)	56	: [dummy] "=r" (fsu.dummy)
56	);	57	);
-		58
57	return fsu.fs;	59	return fsu.fs;
58	}	60	}
59		61
60	/** Returns FAR (fault address register) content.	62	/** Returns FAR (fault address register) content.
61	*	63	*
62	* @return FAR (fault address register) content (address that caused a page	64	* @return FAR (fault address register) content (address that caused a page
63	* fault)	65	* fault)
64	*/	66	*/
65	static inline uintptr_t read_fault_address_register(void)	67	static inline uintptr_t read_fault_address_register(void)
66	{	68	{
67	uintptr_t ret;	69	uintptr_t ret;
68		70
69	/* fault adress is stored in CP15 register 6 */	71	/* fault adress is stored in CP15 register 6 */
70	asm volatile (	72	asm volatile (
71	"mrc p15, 0, %0, c6, c0, 0"	73	"mrc p15, 0, %[ret], c6, c0, 0"
72	: "=r"(ret)	74	: [ret] "=r" (ret)
73	);	75	);
-		76
74	return ret;	77	return ret;
75	}	78	}
76		79
77	/** Decides whether the instruction is load/store or not.	80	/** Decides whether the instruction is load/store or not.
78	*	81	*
79	* @param instr Instruction	82	* @param instr Instruction
80	*	83	*
81	* @return true when instruction is load/store, false otherwise	84	* @return true when instruction is load/store, false otherwise
-		85	*
82	*/	86	*/
83	static inline bool is_load_store_instruction(instruction_t instr)	87	static inline bool is_load_store_instruction(instruction_t instr)
84	{	88	{
85	/* load store immediate offset */	89	/* load store immediate offset */
86	if (instr.type == 0x2) {	90	if (instr.type == 0x2)
87	return true;	91	return true;
88	}	92
89		-
90	/* load store register offset */	93	/* load store register offset */
91	if (instr.type == 0x3 && instr.bit4 == 0) {	94	if ((instr.type == 0x3) && (instr.bit4 == 0))
92	return true;	95	return true;
93	}	96
94		-
95	/* load store multiple */	97	/* load store multiple */
96	if (instr.type == 0x4) {	98	if (instr.type == 0x4)
97	return true;	99	return true;
98	}	100
99		-
100	/* oprocessor load/store */	101	/* oprocessor load/store */
101	if (instr.type == 0x6) {	102	if (instr.type == 0x6)
102	return true;	103	return true;
103	}	104
104		-
105	return false;	105	return false;
106	}	106	}
107		107
108	/** Decides whether the instruction is swap or not.	108	/** Decides whether the instruction is swap or not.
109	*	109	*
110	* @param instr Instruction	110	* @param instr Instruction
111	*	111	*
112	* @return true when instruction is swap, false otherwise	112	* @return true when instruction is swap, false otherwise
113	*/	113	*/
114	static inline bool is_swap_instruction(instruction_t instr)	114	static inline bool is_swap_instruction(instruction_t instr)
115	{	115	{
116	/* swap, swapb instruction */	116	/* swap, swapb instruction */
117	if (instr.type == 0x0 &&	117	if ((instr.type == 0x0) &&
118	(instr.opcode == 0x8 \|\| instr.opcode == 0xa) &&	118	((instr.opcode == 0x8) \|\| (instr.opcode == 0xa)) &&
119	instr.access == 0x0 && instr.bits567 == 0x4 && instr.bit4 == 1) {	119	(instr.access == 0x0) && (instr.bits567 == 0x4) && (instr.bit4 == 1))
120	return true;	120	return true;
121	}	121
122		-
123	return false;	122	return false;
124	}	123	}
125		124
126	/** Decides whether read or write into memory is requested.	125	/** Decides whether read or write into memory is requested.
127	*	126	*
128	* @param instr_addr Address of instruction which tries to access memory.	127	* @param instr_addr Address of instruction which tries to access memory.
129	* @param badvaddr Virtual address the instruction tries to access.	128	* @param badvaddr Virtual address the instruction tries to access.
130	*	129	*
131	* @return Type of access into memory, PF_ACCESS_EXEC if no memory access is	130	* @return Type of access into memory, PF_ACCESS_EXEC if no memory access is
132	* requested.	131	* requested.
133	*/	132	*/
134	static pf_access_t get_memory_access_type(uint32_t instr_addr,	133	static pf_access_t get_memory_access_type(uint32_t instr_addr,
135	uintptr_t badvaddr)	134	uintptr_t badvaddr)
136	{	135	{
137	instruction_union_t instr_union;	136	instruction_union_t instr_union;
138	instr_union.pc = instr_addr;	137	instr_union.pc = instr_addr;
139		138
140	instruction_t instr = *(instr_union.instr);	139	instruction_t instr = *(instr_union.instr);
141		140
142	/* undefined instructions */	141	/* undefined instructions */
143	if (instr.condition == 0xf) {	142	if (instr.condition == 0xf) {
144	panic("page_fault - instruction doesn't access memory "	143	panic("page_fault - instruction does not access memory "
145	"(instr_code: %x, badvaddr:%x)", instr, badvaddr);	144	"(instr_code: %x, badvaddr:%x).", instr, badvaddr);
146	return PF_ACCESS_EXEC;	145	return PF_ACCESS_EXEC;
147	}	146	}
148		147
149	/* load store instructions */	148	/* load store instructions */
150	if (is_load_store_instruction(instr)) {	149	if (is_load_store_instruction(instr)) {
151	if (instr.access == 1) {	150	if (instr.access == 1) {
152	return PF_ACCESS_READ;	151	return PF_ACCESS_READ;
153	} else {	152	} else {
154	return PF_ACCESS_WRITE;	153	return PF_ACCESS_WRITE;
155	}	154	}
156	}	155	}
157		156
158	/* swap, swpb instruction */	157	/* swap, swpb instruction */
159	if (is_swap_instruction(instr)) {	158	if (is_swap_instruction(instr)) {
160	return PF_ACCESS_WRITE;	159	return PF_ACCESS_WRITE;
161	}	160	}
162		161
163	panic("page_fault - instruction doesn't access memory "	162	panic("page_fault - instruction doesn't access memory "
164	"(instr_code: %x, badvaddr:%x)", instr, badvaddr);	163	"(instr_code: %x, badvaddr:%x).", instr, badvaddr);
165		164
166	return PF_ACCESS_EXEC;	165	return PF_ACCESS_EXEC;
167	}	166	}
168		167
169	/** Handles "data abort" exception (load or store at invalid address).	168	/** Handles "data abort" exception (load or store at invalid address).
170	*	169	*
171	* @param exc_no Exception number.	170	* @param exc_no Exception number.
172	* @param istate CPU state when exception occured.	171	* @param istate CPU state when exception occured.
173	*/	172	*/
174	void data_abort(int exc_no, istate_t *istate)	173	void data_abort(int exc_no, istate_t *istate)
175	{	174	{
176	fault_status_t fsr __attribute__ ((unused)) =	175	fault_status_t fsr __attribute__ ((unused)) =
177	read_fault_status_register();	176	read_fault_status_register();
178	uintptr_t badvaddr = read_fault_address_register();	177	uintptr_t badvaddr = read_fault_address_register();
179		178
180	pf_access_t access = get_memory_access_type(istate->pc, badvaddr);	179	pf_access_t access = get_memory_access_type(istate->pc, badvaddr);
181		180
182	int ret = as_page_fault(badvaddr, access, istate);	181	int ret = as_page_fault(badvaddr, access, istate);
183		182
184	if (ret == AS_PF_FAULT) {	183	if (ret == AS_PF_FAULT) {
185	print_istate(istate);	184	print_istate(istate);
186	dprintf("page fault - pc: %x, va: %x, status: %x(%x), "	185	dprintf("page fault - pc: %x, va: %x, status: %x(%x), "
187	"access:%d\n", istate->pc, badvaddr, fsr.status, fsr,	186	"access:%d\n", istate->pc, badvaddr, fsr.status, fsr,
188	access);	187	access);
189		188
190	fault_if_from_uspace(istate, "Page fault: %#x", badvaddr);	189	fault_if_from_uspace(istate, "Page fault: %#x.", badvaddr);
191	panic("page fault\n");	190	panic("Page fault.");
192	}	191	}
193	}	192	}
194		193
195	/** Handles "prefetch abort" exception (instruction couldn't be executed).	194	/** Handles "prefetch abort" exception (instruction couldn't be executed).
196	*	195	*
197	* @param exc_no Exception number.	196	* @param exc_no Exception number.
198	* @param istate CPU state when exception occured.	197	* @param istate CPU state when exception occured.
199	*/	198	*/
200	void prefetch_abort(int exc_no, istate_t *istate)	199	void prefetch_abort(int exc_no, istate_t *istate)
201	{	200	{
202	int ret = as_page_fault(istate->pc, PF_ACCESS_EXEC, istate);	201	int ret = as_page_fault(istate->pc, PF_ACCESS_EXEC, istate);
203		202
204	if (ret == AS_PF_FAULT) {	203	if (ret == AS_PF_FAULT) {
205	dprintf("prefetch_abort\n");	204	dprintf("prefetch_abort\n");
206	print_istate(istate);	205	print_istate(istate);
207	panic("page fault - prefetch_abort at address: %x\n",	206	panic("page fault - prefetch_abort at address: %x.",
208	istate->pc);	207	istate->pc);
209	}	208	}
210	}	209	}
211		210
212	/** @}	211	/** @}
213	*/	212	*/
214		213

Subversion Repositories HelenOS

(root)/branches/dd/kernel/arch/arm32/src/mm/page_fault.c – Rev 3022 → 4055