Subversion Repositories HelenOS-historic

Rev

Rev 341 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 341 Rev 413
1 
/*
 1 
/*
2 
 * Copyright (C) 2003-2004 Jakub Jermar
 2 
 * Copyright (C) 2003-2004 Jakub Jermar
3 
 * All rights reserved.
 3 
 * All rights reserved.
4 
 *
 4 
 *
5 
 * Redistribution and use in source and binary forms, with or without
 5 
 * Redistribution and use in source and binary forms, with or without
6 
 * modification, are permitted provided that the following conditions
 6 
 * modification, are permitted provided that the following conditions
7 
 * are met:
 7 
 * are met:
8 
 *
 8 
 *
9 
 * - Redistributions of source code must retain the above copyright
 9 
 * - Redistributions of source code must retain the above copyright
10 
 *   notice, this list of conditions and the following disclaimer.
 10 
 *   notice, this list of conditions and the following disclaimer.
11 
 * - Redistributions in binary form must reproduce the above copyright
 11 
 * - Redistributions in binary form must reproduce the above copyright
12 
 *   notice, this list of conditions and the following disclaimer in the
 12 
 *   notice, this list of conditions and the following disclaimer in the
13 
 *   documentation and/or other materials provided with the distribution.
 13 
 *   documentation and/or other materials provided with the distribution.
14 
 * - The name of the author may not be used to endorse or promote products
 14 
 * - The name of the author may not be used to endorse or promote products
15 
 *   derived from this software without specific prior written permission.
 15 
 *   derived from this software without specific prior written permission.
16 
 *
 16 
 *
17 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 17 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 18 
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 19 
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 20 
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 21 
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 22 
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 23 
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 24 
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 25 
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 26 
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 
 */
 27 
 */
28 
 
 28 
 
29 
#include <arch/interrupt.h>
 29 
#include <arch/interrupt.h>
30 
#include <arch/types.h>
 30 
#include <arch/types.h>
31 
#include <arch.h>
 31 
#include <arch.h>
32 
#include <arch/cp0.h>
 32 
#include <arch/cp0.h>
33 
#include <time/clock.h>
 33 
#include <time/clock.h>
34 
#include <panic.h>
 34 
#include <panic.h>
35 
#include <print.h>
 35 
#include <print.h>
36 
#include <symtab.h>
 36 
#include <symtab.h>
37 
#include <arch/drivers/arc.h>
 37 
#include <arch/drivers/arc.h>
38 
 
 38 
 
39 
static void print_regdump(struct exception_regdump *pstate)
 39 
static void print_regdump(struct exception_regdump *pstate)
40 
{
 40 
{
41 
    char *pcsymbol = "";
 41 
    char *pcsymbol = "";
42 
    char *rasymbol = "";
 42 
    char *rasymbol = "";
43 
 
 43 
 
44 
    char *s = get_symtab_entry(pstate->epc);
 44 
    char *s = get_symtab_entry(pstate->epc);
45 
    if (s)
 45 
    if (s)
46 
        pcsymbol = s;
 46 
        pcsymbol = s;
47 
    s = get_symtab_entry(pstate->ra);
 47 
    s = get_symtab_entry(pstate->ra);
48 
    if (s)
 48 
    if (s)
49 
        rasymbol = s;
 49 
        rasymbol = s;
50 
   
 50 
   
51 
    printf("PC: %X(%s) RA: %X(%s)\n",pstate->epc,pcsymbol,
 51 
    printf("PC: %X(%s) RA: %X(%s)\n",pstate->epc,pcsymbol,
52 
           pstate->ra,rasymbol);
 52 
           pstate->ra,rasymbol);
53 
}
 53 
}
54 
 
 54 
 
- 
 
 55 
/** Disable interrupts.
- 
 
 56 
 *
- 
 
 57 
 * @return Old interrupt priority level.
- 
 
 58 
 */
55 
pri_t cpu_priority_high(void)
 59 
ipl_t interrupts_disable(void)
56 
{
 60 
{
57 
    pri_t pri = (pri_t) cp0_status_read();
 61 
    ipl_t ipl = (ipl_t) cp0_status_read();
58 
    cp0_status_write(pri & ~cp0_status_ie_enabled_bit);
 62 
    cp0_status_write(ipl & ~cp0_status_ie_enabled_bit);
59 
    return pri;
 63 
    return ipl;
60 
}
 64 
}
61 
 
 65 
 
- 
 
 66 
/** Enable interrupts.
- 
 
 67 
 *
- 
 
 68 
 * @return Old interrupt priority level.
- 
 
 69 
 */
62 
pri_t cpu_priority_low(void)
 70 
ipl_t interrupts_enable(void)
63 
{
 71 
{
64 
    pri_t pri = (pri_t) cp0_status_read();
 72 
    ipl_t ipl = (ipl_t) cp0_status_read();
65 
    cp0_status_write(pri | cp0_status_ie_enabled_bit);
 73 
    cp0_status_write(ipl | cp0_status_ie_enabled_bit);
66 
    return pri;
 74 
    return ipl;
67 
}
 75 
}
68 
 
 76 
 
- 
 
 77 
/** Restore interrupt priority level.
- 
 
 78 
 *
- 
 
 79 
 * @param ipl Saved interrupt priority level.
- 
 
 80 
 */
69 
void cpu_priority_restore(pri_t pri)
 81 
void interrupts_restore(ipl_t ipl)
70 
{
 82 
{
71 
    cp0_status_write(cp0_status_read() | (pri & cp0_status_ie_enabled_bit));
 83 
    cp0_status_write(cp0_status_read() | (ipl & cp0_status_ie_enabled_bit));
72 
}
 84 
}
73 
 
 85 
 
- 
 
 86 
/** Read interrupt priority level.
- 
 
 87 
 *
- 
 
 88 
 * @return Current interrupt priority level.
- 
 
 89 
 */
74 
pri_t cpu_priority_read(void)
 90 
ipl_t interrupts_read(void)
75 
{
 91 
{
76 
    return cp0_status_read();
 92 
    return cp0_status_read();
77 
}
 93 
}
78 
 
 94 
 
79 
void interrupt(struct exception_regdump *pstate)
 95 
void interrupt(struct exception_regdump *pstate)
80 
{
 96 
{
81 
    __u32 cause;
 97 
    __u32 cause;
82 
    int i;
 98 
    int i;
83 
   
 99 
   
84 
    /* decode interrupt number and process the interrupt */
 100 
    /* decode interrupt number and process the interrupt */
85 
    cause = (cp0_cause_read() >> 8) &0xff;
 101 
    cause = (cp0_cause_read() >> 8) &0xff;
86 
   
 102 
   
87 
    for (i = 0; i < 8; i++) {
 103 
    for (i = 0; i < 8; i++) {
88 
        if (cause & (1 << i)) {
 104 
        if (cause & (1 << i)) {
89 
            switch (i) {
 105 
            switch (i) {
90 
                case 0: /* SW0 - Software interrupt 0 */
 106 
                case 0: /* SW0 - Software interrupt 0 */
91 
                    cp0_cause_write(cp0_cause_read() & ~(1 << 8)); /* clear SW0 interrupt */
 107 
                    cp0_cause_write(cp0_cause_read() & ~(1 << 8)); /* clear SW0 interrupt */
92 
                    break;
 108 
                    break;
93 
                case 1: /* SW1 - Software interrupt 1 */
 109 
                case 1: /* SW1 - Software interrupt 1 */
94 
                    cp0_cause_write(cp0_cause_read() & ~(1 << 9)); /* clear SW1 interrupt */
 110 
                    cp0_cause_write(cp0_cause_read() & ~(1 << 9)); /* clear SW1 interrupt */
95 
                    break;
 111 
                    break;
96 
                case 2: /* IRQ0 */
 112 
                case 2: /* IRQ0 */
97 
                case 3: /* IRQ1 */
 113 
                case 3: /* IRQ1 */
98 
                case 4: /* IRQ2 */
 114 
                case 4: /* IRQ2 */
99 
                case 5: /* IRQ3 */
 115 
                case 5: /* IRQ3 */
100 
                case 6: /* IRQ4 */
 116 
                case 6: /* IRQ4 */
101 
                    print_regdump(pstate);
 117 
                    print_regdump(pstate);
102 
                    panic("unhandled interrupt %d\n", i);
 118 
                    panic("unhandled interrupt %d\n", i);
103 
                    break;
 119 
                    break;
104 
                case TIMER_INTERRUPT:
 120 
                case TIMER_INTERRUPT:
105 
                    /* clear timer interrupt & set new */
 121 
                    /* clear timer interrupt & set new */
106 
                    cp0_compare_write(cp0_count_read() + cp0_compare_value);
 122 
                    cp0_compare_write(cp0_count_read() + cp0_compare_value);
107 
                    clock();
 123 
                    clock();
108 
                    break;
 124 
                    break;
109 
            }
 125 
            }
110 
        }
 126 
        }
111 
    }
 127 
    }
112 
 
 128 
 
113 
}
 129 
}
114 
 
 130