Rev 2082 | Rev 2233 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2082 | Rev 2089 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup ia32 |
29 | /** @addtogroup ia32 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #include <arch/pm.h> |
35 | #include <arch/pm.h> |
36 | #include <config.h> |
36 | #include <config.h> |
37 | #include <arch/types.h> |
37 | #include <arch/types.h> |
38 | #include <typedefs.h> |
- | |
39 | #include <arch/interrupt.h> |
38 | #include <arch/interrupt.h> |
40 | #include <arch/asm.h> |
39 | #include <arch/asm.h> |
41 | #include <arch/context.h> |
40 | #include <arch/context.h> |
42 | #include <panic.h> |
41 | #include <panic.h> |
43 | #include <arch/mm/page.h> |
42 | #include <arch/mm/page.h> |
44 | #include <mm/slab.h> |
43 | #include <mm/slab.h> |
45 | #include <memstr.h> |
44 | #include <memstr.h> |
46 | #include <arch/boot/boot.h> |
45 | #include <arch/boot/boot.h> |
47 | #include <interrupt.h> |
46 | #include <interrupt.h> |
48 | 47 | ||
49 | /* |
48 | /* |
50 | * Early ia32 configuration functions and data structures. |
49 | * Early ia32 configuration functions and data structures. |
51 | */ |
50 | */ |
52 | 51 | ||
53 | /* |
52 | /* |
54 | * We have no use for segmentation so we set up flat mode. In this |
53 | * We have no use for segmentation so we set up flat mode. In this |
55 | * mode, we use, for each privilege level, two segments spanning the |
54 | * mode, we use, for each privilege level, two segments spanning the |
56 | * whole memory. One is for code and one is for data. |
55 | * whole memory. One is for code and one is for data. |
57 | * |
56 | * |
58 | * One is for GS register which holds pointer to the TLS thread |
57 | * One is for GS register which holds pointer to the TLS thread |
59 | * structure in it's base. |
58 | * structure in it's base. |
60 | */ |
59 | */ |
61 | descriptor_t gdt[GDT_ITEMS] = { |
60 | descriptor_t gdt[GDT_ITEMS] = { |
62 | /* NULL descriptor */ |
61 | /* NULL descriptor */ |
63 | { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, |
62 | { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, |
64 | /* KTEXT descriptor */ |
63 | /* KTEXT descriptor */ |
65 | { 0xffff, 0, 0, AR_PRESENT | AR_CODE | DPL_KERNEL, 0xf, 0, 0, 1, 1, 0 }, |
64 | { 0xffff, 0, 0, AR_PRESENT | AR_CODE | DPL_KERNEL, 0xf, 0, 0, 1, 1, 0 }, |
66 | /* KDATA descriptor */ |
65 | /* KDATA descriptor */ |
67 | { 0xffff, 0, 0, AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_KERNEL, 0xf, 0, 0, 1, 1, 0 }, |
66 | { 0xffff, 0, 0, AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_KERNEL, 0xf, 0, 0, 1, 1, 0 }, |
68 | /* UTEXT descriptor */ |
67 | /* UTEXT descriptor */ |
69 | { 0xffff, 0, 0, AR_PRESENT | AR_CODE | DPL_USER, 0xf, 0, 0, 1, 1, 0 }, |
68 | { 0xffff, 0, 0, AR_PRESENT | AR_CODE | DPL_USER, 0xf, 0, 0, 1, 1, 0 }, |
70 | /* UDATA descriptor */ |
69 | /* UDATA descriptor */ |
71 | { 0xffff, 0, 0, AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_USER, 0xf, 0, 0, 1, 1, 0 }, |
70 | { 0xffff, 0, 0, AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_USER, 0xf, 0, 0, 1, 1, 0 }, |
72 | /* TSS descriptor - set up will be completed later */ |
71 | /* TSS descriptor - set up will be completed later */ |
73 | { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, |
72 | { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, |
74 | /* TLS descriptor */ |
73 | /* TLS descriptor */ |
75 | { 0xffff, 0, 0, AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_USER, 0xf, 0, 0, 1, 1, 0 }, |
74 | { 0xffff, 0, 0, AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_USER, 0xf, 0, 0, 1, 1, 0 }, |
76 | /* VESA Init descriptor */ |
75 | /* VESA Init descriptor */ |
77 | #ifdef CONFIG_FB |
76 | #ifdef CONFIG_FB |
78 | { 0xffff, 0, VESA_INIT_SEGMENT>>12, AR_PRESENT | AR_CODE | DPL_KERNEL, 0xf, 0, 0, 0, 0, 0 } |
77 | { 0xffff, 0, VESA_INIT_SEGMENT>>12, AR_PRESENT | AR_CODE | DPL_KERNEL, 0xf, 0, 0, 0, 0, 0 } |
79 | #endif |
78 | #endif |
80 | }; |
79 | }; |
81 | 80 | ||
82 | static idescriptor_t idt[IDT_ITEMS]; |
81 | static idescriptor_t idt[IDT_ITEMS]; |
83 | 82 | ||
84 | static tss_t tss; |
83 | static tss_t tss; |
85 | 84 | ||
86 | tss_t *tss_p = NULL; |
85 | tss_t *tss_p = NULL; |
87 | 86 | ||
88 | /* gdtr is changed by kmp before next CPU is initialized */ |
87 | /* gdtr is changed by kmp before next CPU is initialized */ |
89 | ptr_16_32_t bootstrap_gdtr = { .limit = sizeof(gdt), .base = KA2PA((uintptr_t) gdt) }; |
88 | ptr_16_32_t bootstrap_gdtr = { .limit = sizeof(gdt), .base = KA2PA((uintptr_t) gdt) }; |
90 | ptr_16_32_t gdtr = { .limit = sizeof(gdt), .base = (uintptr_t) gdt }; |
89 | ptr_16_32_t gdtr = { .limit = sizeof(gdt), .base = (uintptr_t) gdt }; |
91 | 90 | ||
92 | void gdt_setbase(descriptor_t *d, uintptr_t base) |
91 | void gdt_setbase(descriptor_t *d, uintptr_t base) |
93 | { |
92 | { |
94 | d->base_0_15 = base & 0xffff; |
93 | d->base_0_15 = base & 0xffff; |
95 | d->base_16_23 = ((base) >> 16) & 0xff; |
94 | d->base_16_23 = ((base) >> 16) & 0xff; |
96 | d->base_24_31 = ((base) >> 24) & 0xff; |
95 | d->base_24_31 = ((base) >> 24) & 0xff; |
97 | } |
96 | } |
98 | 97 | ||
99 | void gdt_setlimit(descriptor_t *d, uint32_t limit) |
98 | void gdt_setlimit(descriptor_t *d, uint32_t limit) |
100 | { |
99 | { |
101 | d->limit_0_15 = limit & 0xffff; |
100 | d->limit_0_15 = limit & 0xffff; |
102 | d->limit_16_19 = (limit >> 16) & 0xf; |
101 | d->limit_16_19 = (limit >> 16) & 0xf; |
103 | } |
102 | } |
104 | 103 | ||
105 | void idt_setoffset(idescriptor_t *d, uintptr_t offset) |
104 | void idt_setoffset(idescriptor_t *d, uintptr_t offset) |
106 | { |
105 | { |
107 | /* |
106 | /* |
108 | * Offset is a linear address. |
107 | * Offset is a linear address. |
109 | */ |
108 | */ |
110 | d->offset_0_15 = offset & 0xffff; |
109 | d->offset_0_15 = offset & 0xffff; |
111 | d->offset_16_31 = offset >> 16; |
110 | d->offset_16_31 = offset >> 16; |
112 | } |
111 | } |
113 | 112 | ||
114 | void tss_initialize(tss_t *t) |
113 | void tss_initialize(tss_t *t) |
115 | { |
114 | { |
116 | memsetb((uintptr_t) t, sizeof(struct tss), 0); |
115 | memsetb((uintptr_t) t, sizeof(struct tss), 0); |
117 | } |
116 | } |
118 | 117 | ||
119 | /* |
118 | /* |
120 | * This function takes care of proper setup of IDT and IDTR. |
119 | * This function takes care of proper setup of IDT and IDTR. |
121 | */ |
120 | */ |
122 | void idt_init(void) |
121 | void idt_init(void) |
123 | { |
122 | { |
124 | idescriptor_t *d; |
123 | idescriptor_t *d; |
125 | int i; |
124 | int i; |
126 | 125 | ||
127 | for (i = 0; i < IDT_ITEMS; i++) { |
126 | for (i = 0; i < IDT_ITEMS; i++) { |
128 | d = &idt[i]; |
127 | d = &idt[i]; |
129 | 128 | ||
130 | d->unused = 0; |
129 | d->unused = 0; |
131 | d->selector = selector(KTEXT_DES); |
130 | d->selector = selector(KTEXT_DES); |
132 | 131 | ||
133 | d->access = AR_PRESENT | AR_INTERRUPT; /* masking interrupt */ |
132 | d->access = AR_PRESENT | AR_INTERRUPT; /* masking interrupt */ |
134 | 133 | ||
135 | if (i == VECTOR_SYSCALL) { |
134 | if (i == VECTOR_SYSCALL) { |
136 | /* |
135 | /* |
137 | * The syscall interrupt gate must be calleable from userland. |
136 | * The syscall interrupt gate must be calleable from userland. |
138 | */ |
137 | */ |
139 | d->access |= DPL_USER; |
138 | d->access |= DPL_USER; |
140 | } |
139 | } |
141 | 140 | ||
142 | idt_setoffset(d, ((uintptr_t) interrupt_handlers) + i * interrupt_handler_size); |
141 | idt_setoffset(d, ((uintptr_t) interrupt_handlers) + i * interrupt_handler_size); |
143 | } |
142 | } |
144 | } |
143 | } |
145 | 144 | ||
146 | 145 | ||
147 | /* Clean IOPL(12,13) and NT(14) flags in EFLAGS register */ |
146 | /* Clean IOPL(12,13) and NT(14) flags in EFLAGS register */ |
148 | static void clean_IOPL_NT_flags(void) |
147 | static void clean_IOPL_NT_flags(void) |
149 | { |
148 | { |
150 | asm volatile ( |
149 | asm volatile ( |
151 | "pushfl\n" |
150 | "pushfl\n" |
152 | "pop %%eax\n" |
151 | "pop %%eax\n" |
153 | "and $0xffff8fff, %%eax\n" |
152 | "and $0xffff8fff, %%eax\n" |
154 | "push %%eax\n" |
153 | "push %%eax\n" |
155 | "popfl\n" |
154 | "popfl\n" |
156 | : : : "eax" |
155 | : : : "eax" |
157 | ); |
156 | ); |
158 | } |
157 | } |
159 | 158 | ||
160 | /* Clean AM(18) flag in CR0 register */ |
159 | /* Clean AM(18) flag in CR0 register */ |
161 | static void clean_AM_flag(void) |
160 | static void clean_AM_flag(void) |
162 | { |
161 | { |
163 | asm volatile ( |
162 | asm volatile ( |
164 | "mov %%cr0, %%eax\n" |
163 | "mov %%cr0, %%eax\n" |
165 | "and $0xfffbffff, %%eax\n" |
164 | "and $0xfffbffff, %%eax\n" |
166 | "mov %%eax, %%cr0\n" |
165 | "mov %%eax, %%cr0\n" |
167 | : : : "eax" |
166 | : : : "eax" |
168 | ); |
167 | ); |
169 | } |
168 | } |
170 | 169 | ||
171 | void pm_init(void) |
170 | void pm_init(void) |
172 | { |
171 | { |
173 | descriptor_t *gdt_p = (descriptor_t *) gdtr.base; |
172 | descriptor_t *gdt_p = (descriptor_t *) gdtr.base; |
174 | ptr_16_32_t idtr; |
173 | ptr_16_32_t idtr; |
175 | 174 | ||
176 | /* |
175 | /* |
177 | * Update addresses in GDT and IDT to their virtual counterparts. |
176 | * Update addresses in GDT and IDT to their virtual counterparts. |
178 | */ |
177 | */ |
179 | idtr.limit = sizeof(idt); |
178 | idtr.limit = sizeof(idt); |
180 | idtr.base = (uintptr_t) idt; |
179 | idtr.base = (uintptr_t) idt; |
181 | gdtr_load(&gdtr); |
180 | gdtr_load(&gdtr); |
182 | idtr_load(&idtr); |
181 | idtr_load(&idtr); |
183 | 182 | ||
184 | /* |
183 | /* |
185 | * Each CPU has its private GDT and TSS. |
184 | * Each CPU has its private GDT and TSS. |
186 | * All CPUs share one IDT. |
185 | * All CPUs share one IDT. |
187 | */ |
186 | */ |
188 | 187 | ||
189 | if (config.cpu_active == 1) { |
188 | if (config.cpu_active == 1) { |
190 | idt_init(); |
189 | idt_init(); |
191 | /* |
190 | /* |
192 | * NOTE: bootstrap CPU has statically allocated TSS, because |
191 | * NOTE: bootstrap CPU has statically allocated TSS, because |
193 | * the heap hasn't been initialized so far. |
192 | * the heap hasn't been initialized so far. |
194 | */ |
193 | */ |
195 | tss_p = &tss; |
194 | tss_p = &tss; |
196 | } |
195 | } |
197 | else { |
196 | else { |
198 | tss_p = (tss_t *) malloc(sizeof(tss_t), FRAME_ATOMIC); |
197 | tss_p = (tss_t *) malloc(sizeof(tss_t), FRAME_ATOMIC); |
199 | if (!tss_p) |
198 | if (!tss_p) |
200 | panic("could not allocate TSS\n"); |
199 | panic("could not allocate TSS\n"); |
201 | } |
200 | } |
202 | 201 | ||
203 | tss_initialize(tss_p); |
202 | tss_initialize(tss_p); |
204 | 203 | ||
205 | gdt_p[TSS_DES].access = AR_PRESENT | AR_TSS | DPL_KERNEL; |
204 | gdt_p[TSS_DES].access = AR_PRESENT | AR_TSS | DPL_KERNEL; |
206 | gdt_p[TSS_DES].special = 1; |
205 | gdt_p[TSS_DES].special = 1; |
207 | gdt_p[TSS_DES].granularity = 0; |
206 | gdt_p[TSS_DES].granularity = 0; |
208 | 207 | ||
209 | gdt_setbase(&gdt_p[TSS_DES], (uintptr_t) tss_p); |
208 | gdt_setbase(&gdt_p[TSS_DES], (uintptr_t) tss_p); |
210 | gdt_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE - 1); |
209 | gdt_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE - 1); |
211 | 210 | ||
212 | /* |
211 | /* |
213 | * As of this moment, the current CPU has its own GDT pointing |
212 | * As of this moment, the current CPU has its own GDT pointing |
214 | * to its own TSS. We just need to load the TR register. |
213 | * to its own TSS. We just need to load the TR register. |
215 | */ |
214 | */ |
216 | tr_load(selector(TSS_DES)); |
215 | tr_load(selector(TSS_DES)); |
217 | 216 | ||
218 | clean_IOPL_NT_flags(); /* Disable I/O on nonprivileged levels and clear NT flag. */ |
217 | clean_IOPL_NT_flags(); /* Disable I/O on nonprivileged levels and clear NT flag. */ |
219 | clean_AM_flag(); /* Disable alignment check */ |
218 | clean_AM_flag(); /* Disable alignment check */ |
220 | } |
219 | } |
221 | 220 | ||
222 | void set_tls_desc(uintptr_t tls) |
221 | void set_tls_desc(uintptr_t tls) |
223 | { |
222 | { |
224 | ptr_16_32_t cpugdtr; |
223 | ptr_16_32_t cpugdtr; |
225 | descriptor_t *gdt_p; |
224 | descriptor_t *gdt_p; |
226 | 225 | ||
227 | gdtr_store(&cpugdtr); |
226 | gdtr_store(&cpugdtr); |
228 | gdt_p = (descriptor_t *) cpugdtr.base; |
227 | gdt_p = (descriptor_t *) cpugdtr.base; |
229 | gdt_setbase(&gdt_p[TLS_DES], tls); |
228 | gdt_setbase(&gdt_p[TLS_DES], tls); |
230 | /* Reload gdt register to update GS in CPU */ |
229 | /* Reload gdt register to update GS in CPU */ |
231 | gdtr_load(&cpugdtr); |
230 | gdtr_load(&cpugdtr); |
232 | } |
231 | } |
233 | 232 | ||
234 | /** @} |
233 | /** @} |
235 | */ |
234 | */ |
236 | 235 |