Rev 3906 | Rev 4132 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 3906 | Rev 4016 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup ia32interrupt |
29 | /** @addtogroup ia32interrupt |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #include <arch/interrupt.h> |
35 | #include <arch/interrupt.h> |
36 | #include <syscall/syscall.h> |
36 | #include <syscall/syscall.h> |
37 | #include <print.h> |
37 | #include <print.h> |
38 | #include <debug.h> |
38 | #include <debug.h> |
39 | #include <panic.h> |
39 | #include <panic.h> |
40 | #include <arch/drivers/i8259.h> |
40 | #include <arch/drivers/i8259.h> |
41 | #include <func.h> |
41 | #include <func.h> |
42 | #include <cpu.h> |
42 | #include <cpu.h> |
43 | #include <arch/asm.h> |
43 | #include <arch/asm.h> |
44 | #include <mm/tlb.h> |
44 | #include <mm/tlb.h> |
45 | #include <mm/as.h> |
45 | #include <mm/as.h> |
46 | #include <arch.h> |
46 | #include <arch.h> |
47 | #include <symtab.h> |
47 | #include <symtab.h> |
48 | #include <proc/thread.h> |
48 | #include <proc/thread.h> |
49 | #include <proc/task.h> |
49 | #include <proc/task.h> |
50 | #include <synch/spinlock.h> |
50 | #include <synch/spinlock.h> |
51 | #include <arch/ddi/ddi.h> |
51 | #include <arch/ddi/ddi.h> |
52 | #include <ipc/sysipc.h> |
52 | #include <ipc/sysipc.h> |
53 | #include <interrupt.h> |
53 | #include <interrupt.h> |
54 | #include <ddi/irq.h> |
54 | #include <ddi/irq.h> |
55 | 55 | ||
56 | /* |
56 | /* |
57 | * Interrupt and exception dispatching. |
57 | * Interrupt and exception dispatching. |
58 | */ |
58 | */ |
59 | 59 | ||
60 | void (* disable_irqs_function)(uint16_t irqmask) = NULL; |
60 | void (* disable_irqs_function)(uint16_t irqmask) = NULL; |
61 | void (* enable_irqs_function)(uint16_t irqmask) = NULL; |
61 | void (* enable_irqs_function)(uint16_t irqmask) = NULL; |
62 | void (* eoi_function)(void) = NULL; |
62 | void (* eoi_function)(void) = NULL; |
63 | 63 | ||
64 | void decode_istate(istate_t *istate) |
64 | void decode_istate(istate_t *istate) |
65 | { |
65 | { |
66 | char *symbol = get_symtab_entry(istate->eip); |
66 | char *symbol = get_symtab_entry(istate->eip); |
67 | 67 | ||
68 | if (!symbol) |
68 | if (!symbol) |
69 | symbol = ""; |
69 | symbol = ""; |
70 | 70 | ||
71 | if (CPU) |
71 | if (CPU) |
72 | printf("----------------EXCEPTION OCCURED (cpu%u)----------------\n", CPU->id); |
72 | printf("----------------EXCEPTION OCCURED (cpu%u)----------------\n", CPU->id); |
73 | else |
73 | else |
74 | printf("----------------EXCEPTION OCCURED----------------\n"); |
74 | printf("----------------EXCEPTION OCCURED----------------\n"); |
75 | 75 | ||
76 | printf("%%eip: %#lx (%s)\n", istate->eip, symbol); |
76 | printf("%%eip: %#lx (%s)\n", istate->eip, symbol); |
77 | printf("ERROR_WORD=%#lx\n", istate->error_word); |
77 | printf("ERROR_WORD=%#lx\n", istate->error_word); |
78 | printf("%%cs=%#lx,flags=%#lx\n", istate->cs, istate->eflags); |
78 | printf("%%cs=%#lx,flags=%#lx\n", istate->cs, istate->eflags); |
79 | printf("%%eax=%#lx, %%ecx=%#lx, %%edx=%#lx, %%esp=%p\n", istate->eax, istate->ecx, istate->edx, &istate->stack[0]); |
79 | printf("%%eax=%#lx, %%ecx=%#lx, %%edx=%#lx, %%esp=%p\n", istate->eax, istate->ecx, istate->edx, &istate->stack[0]); |
80 | printf("stack: %#lx, %#lx, %#lx, %#lx\n", istate->stack[0], istate->stack[1], istate->stack[2], istate->stack[3]); |
80 | printf("stack: %#lx, %#lx, %#lx, %#lx\n", istate->stack[0], istate->stack[1], istate->stack[2], istate->stack[3]); |
81 | printf(" %#lx, %#lx, %#lx, %#lx\n", istate->stack[4], istate->stack[5], istate->stack[6], istate->stack[7]); |
81 | printf(" %#lx, %#lx, %#lx, %#lx\n", istate->stack[4], istate->stack[5], istate->stack[6], istate->stack[7]); |
82 | } |
82 | } |
83 | 83 | ||
84 | static void trap_virtual_eoi(void) |
84 | static void trap_virtual_eoi(void) |
85 | { |
85 | { |
86 | if (eoi_function) |
86 | if (eoi_function) |
87 | eoi_function(); |
87 | eoi_function(); |
88 | else |
88 | else |
89 | panic("No eoi_function."); |
89 | panic("No eoi_function."); |
90 | 90 | ||
91 | } |
91 | } |
92 | 92 | ||
93 | static void null_interrupt(int n, istate_t *istate) |
93 | static void null_interrupt(int n, istate_t *istate) |
94 | { |
94 | { |
95 | fault_if_from_uspace(istate, "Unserviced interrupt: %d.", n); |
95 | fault_if_from_uspace(istate, "Unserviced interrupt: %d.", n); |
96 | 96 | ||
97 | decode_istate(istate); |
97 | decode_istate(istate); |
98 | panic("Unserviced interrupt: %d.", n); |
98 | panic("Unserviced interrupt: %d.", n); |
99 | } |
99 | } |
100 | 100 | ||
101 | /** General Protection Fault. */ |
101 | /** General Protection Fault. */ |
102 | static void gp_fault(int n __attribute__((unused)), istate_t *istate) |
102 | static void gp_fault(int n __attribute__((unused)), istate_t *istate) |
103 | { |
103 | { |
104 | if (TASK) { |
104 | if (TASK) { |
105 | count_t ver; |
105 | count_t ver; |
106 | 106 | ||
107 | spinlock_lock(&TASK->lock); |
107 | spinlock_lock(&TASK->lock); |
108 | ver = TASK->arch.iomapver; |
108 | ver = TASK->arch.iomapver; |
109 | spinlock_unlock(&TASK->lock); |
109 | spinlock_unlock(&TASK->lock); |
110 | 110 | ||
111 | if (CPU->arch.iomapver_copy != ver) { |
111 | if (CPU->arch.iomapver_copy != ver) { |
112 | /* |
112 | /* |
113 | * This fault can be caused by an early access |
113 | * This fault can be caused by an early access |
114 | * to I/O port because of an out-dated |
114 | * to I/O port because of an out-dated |
115 | * I/O Permission bitmap installed on CPU. |
115 | * I/O Permission bitmap installed on CPU. |
116 | * Install the fresh copy and restart |
116 | * Install the fresh copy and restart |
117 | * the instruction. |
117 | * the instruction. |
118 | */ |
118 | */ |
119 | io_perm_bitmap_install(); |
119 | io_perm_bitmap_install(); |
120 | return; |
120 | return; |
121 | } |
121 | } |
122 | fault_if_from_uspace(istate, "General protection fault."); |
122 | fault_if_from_uspace(istate, "General protection fault."); |
123 | } |
123 | } |
124 | 124 | ||
125 | decode_istate(istate); |
125 | decode_istate(istate); |
126 | panic("General protection fault."); |
126 | panic("General protection fault."); |
127 | } |
127 | } |
128 | 128 | ||
129 | static void ss_fault(int n __attribute__((unused)), istate_t *istate) |
129 | static void ss_fault(int n __attribute__((unused)), istate_t *istate) |
130 | { |
130 | { |
131 | fault_if_from_uspace(istate, "Stack fault."); |
131 | fault_if_from_uspace(istate, "Stack fault."); |
132 | 132 | ||
133 | decode_istate(istate); |
133 | decode_istate(istate); |
134 | panic("Stack fault."); |
134 | panic("Stack fault."); |
135 | } |
135 | } |
136 | 136 | ||
137 | static void simd_fp_exception(int n __attribute__((unused)), istate_t *istate) |
137 | static void simd_fp_exception(int n __attribute__((unused)), istate_t *istate) |
138 | { |
138 | { |
139 | uint32_t mxcsr; |
139 | uint32_t mxcsr; |
140 | asm ( |
140 | asm ( |
141 | "stmxcsr %0;\n" |
141 | "stmxcsr %[mxcsr]\n" |
142 | : "=m" (mxcsr) |
142 | : [mxcsr] "=m" (mxcsr) |
143 | ); |
143 | ); |
144 | fault_if_from_uspace(istate, "SIMD FP exception(19), MXCSR: %#zx.", |
144 | fault_if_from_uspace(istate, "SIMD FP exception(19), MXCSR: %#zx.", |
145 | (unative_t) mxcsr); |
145 | (unative_t) mxcsr); |
146 | 146 | ||
147 | decode_istate(istate); |
147 | decode_istate(istate); |
148 | printf("MXCSR: %#lx\n", mxcsr); |
148 | printf("MXCSR: %#lx\n", mxcsr); |
149 | panic("SIMD FP exception(19)."); |
149 | panic("SIMD FP exception(19)."); |
150 | } |
150 | } |
151 | 151 | ||
152 | static void nm_fault(int n __attribute__((unused)), istate_t *istate __attribute__((unused))) |
152 | static void nm_fault(int n __attribute__((unused)), istate_t *istate __attribute__((unused))) |
153 | { |
153 | { |
154 | #ifdef CONFIG_FPU_LAZY |
154 | #ifdef CONFIG_FPU_LAZY |
155 | scheduler_fpu_lazy_request(); |
155 | scheduler_fpu_lazy_request(); |
156 | #else |
156 | #else |
157 | fault_if_from_uspace(istate, "FPU fault."); |
157 | fault_if_from_uspace(istate, "FPU fault."); |
158 | panic("FPU fault."); |
158 | panic("FPU fault."); |
159 | #endif |
159 | #endif |
160 | } |
160 | } |
161 | 161 | ||
162 | #ifdef CONFIG_SMP |
162 | #ifdef CONFIG_SMP |
163 | static void tlb_shootdown_ipi(int n __attribute__((unused)), istate_t *istate __attribute__((unused))) |
163 | static void tlb_shootdown_ipi(int n __attribute__((unused)), istate_t *istate __attribute__((unused))) |
164 | { |
164 | { |
165 | trap_virtual_eoi(); |
165 | trap_virtual_eoi(); |
166 | tlb_shootdown_ipi_recv(); |
166 | tlb_shootdown_ipi_recv(); |
167 | } |
167 | } |
168 | #endif |
168 | #endif |
169 | 169 | ||
170 | /** Handler of IRQ exceptions */ |
170 | /** Handler of IRQ exceptions */ |
171 | static void irq_interrupt(int n, istate_t *istate __attribute__((unused))) |
171 | static void irq_interrupt(int n, istate_t *istate __attribute__((unused))) |
172 | { |
172 | { |
173 | ASSERT(n >= IVT_IRQBASE); |
173 | ASSERT(n >= IVT_IRQBASE); |
174 | 174 | ||
175 | int inum = n - IVT_IRQBASE; |
175 | int inum = n - IVT_IRQBASE; |
176 | bool ack = false; |
176 | bool ack = false; |
177 | ASSERT(inum < IRQ_COUNT); |
177 | ASSERT(inum < IRQ_COUNT); |
178 | ASSERT((inum != IRQ_PIC_SPUR) && (inum != IRQ_PIC1)); |
178 | ASSERT((inum != IRQ_PIC_SPUR) && (inum != IRQ_PIC1)); |
179 | 179 | ||
180 | irq_t *irq = irq_dispatch_and_lock(inum); |
180 | irq_t *irq = irq_dispatch_and_lock(inum); |
181 | if (irq) { |
181 | if (irq) { |
182 | /* |
182 | /* |
183 | * The IRQ handler was found. |
183 | * The IRQ handler was found. |
184 | */ |
184 | */ |
185 | 185 | ||
186 | if (irq->preack) { |
186 | if (irq->preack) { |
187 | /* Send EOI before processing the interrupt */ |
187 | /* Send EOI before processing the interrupt */ |
188 | trap_virtual_eoi(); |
188 | trap_virtual_eoi(); |
189 | ack = true; |
189 | ack = true; |
190 | } |
190 | } |
191 | irq->handler(irq); |
191 | irq->handler(irq); |
192 | spinlock_unlock(&irq->lock); |
192 | spinlock_unlock(&irq->lock); |
193 | } else { |
193 | } else { |
194 | /* |
194 | /* |
195 | * Spurious interrupt. |
195 | * Spurious interrupt. |
196 | */ |
196 | */ |
197 | #ifdef CONFIG_DEBUG |
197 | #ifdef CONFIG_DEBUG |
198 | printf("cpu%u: spurious interrupt (inum=%d)\n", CPU->id, inum); |
198 | printf("cpu%u: spurious interrupt (inum=%d)\n", CPU->id, inum); |
199 | #endif |
199 | #endif |
200 | } |
200 | } |
201 | 201 | ||
202 | if (!ack) |
202 | if (!ack) |
203 | trap_virtual_eoi(); |
203 | trap_virtual_eoi(); |
204 | } |
204 | } |
205 | 205 | ||
206 | void interrupt_init(void) |
206 | void interrupt_init(void) |
207 | { |
207 | { |
208 | int i; |
208 | int i; |
209 | 209 | ||
210 | for (i = 0; i < IVT_ITEMS; i++) |
210 | for (i = 0; i < IVT_ITEMS; i++) |
211 | exc_register(i, "null", (iroutine) null_interrupt); |
211 | exc_register(i, "null", (iroutine) null_interrupt); |
212 | 212 | ||
213 | for (i = 0; i < IRQ_COUNT; i++) { |
213 | for (i = 0; i < IRQ_COUNT; i++) { |
214 | if ((i != IRQ_PIC_SPUR) && (i != IRQ_PIC1)) |
214 | if ((i != IRQ_PIC_SPUR) && (i != IRQ_PIC1)) |
215 | exc_register(IVT_IRQBASE + i, "irq", (iroutine) irq_interrupt); |
215 | exc_register(IVT_IRQBASE + i, "irq", (iroutine) irq_interrupt); |
216 | } |
216 | } |
217 | 217 | ||
218 | exc_register(7, "nm_fault", (iroutine) nm_fault); |
218 | exc_register(7, "nm_fault", (iroutine) nm_fault); |
219 | exc_register(12, "ss_fault", (iroutine) ss_fault); |
219 | exc_register(12, "ss_fault", (iroutine) ss_fault); |
220 | exc_register(13, "gp_fault", (iroutine) gp_fault); |
220 | exc_register(13, "gp_fault", (iroutine) gp_fault); |
221 | exc_register(19, "simd_fp", (iroutine) simd_fp_exception); |
221 | exc_register(19, "simd_fp", (iroutine) simd_fp_exception); |
222 | 222 | ||
223 | #ifdef CONFIG_SMP |
223 | #ifdef CONFIG_SMP |
224 | exc_register(VECTOR_TLB_SHOOTDOWN_IPI, "tlb_shootdown", (iroutine) tlb_shootdown_ipi); |
224 | exc_register(VECTOR_TLB_SHOOTDOWN_IPI, "tlb_shootdown", (iroutine) tlb_shootdown_ipi); |
225 | #endif |
225 | #endif |
226 | } |
226 | } |
227 | 227 | ||
228 | void trap_virtual_enable_irqs(uint16_t irqmask) |
228 | void trap_virtual_enable_irqs(uint16_t irqmask) |
229 | { |
229 | { |
230 | if (enable_irqs_function) |
230 | if (enable_irqs_function) |
231 | enable_irqs_function(irqmask); |
231 | enable_irqs_function(irqmask); |
232 | else |
232 | else |
233 | panic("No enable_irqs_function."); |
233 | panic("No enable_irqs_function."); |
234 | } |
234 | } |
235 | 235 | ||
236 | void trap_virtual_disable_irqs(uint16_t irqmask) |
236 | void trap_virtual_disable_irqs(uint16_t irqmask) |
237 | { |
237 | { |
238 | if (disable_irqs_function) |
238 | if (disable_irqs_function) |
239 | disable_irqs_function(irqmask); |
239 | disable_irqs_function(irqmask); |
240 | else |
240 | else |
241 | panic("No disable_irqs_function."); |
241 | panic("No disable_irqs_function."); |
242 | } |
242 | } |
243 | 243 | ||
244 | /** @} |
244 | /** @} |
245 | */ |
245 | */ |
246 | 246 |