Rev 1638 | Rev 1746 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1638 | Rev 1716 | ||
---|---|---|---|
1 | ## General configuration directives |
1 | ## General configuration directives |
2 | 2 | ||
3 | # Architecture |
3 | # Architecture |
4 | @ "amd64" AMD64/Intel EM64T |
4 | @ "amd64" AMD64/Intel EM64T |
5 | @ "ia32" Intel IA-32 |
5 | @ "ia32" Intel IA-32 |
6 | @ "ia64" Intel IA-64 |
6 | @ "ia64" Intel IA-64 |
7 | @ "mips32" MIPS 32-bit |
7 | @ "mips32" MIPS 32-bit |
8 | @ "ppc32" PowerPC 32-bit |
8 | @ "ppc32" PowerPC 32-bit |
9 | @ "ppc64" PowerPC 64-bit |
9 | @ "ppc64" PowerPC 64-bit |
10 | @ "sparc64" Sun UltraSPARC |
10 | @ "sparc64" Sun UltraSPARC |
11 | ! ARCH (choice) |
11 | ! ARCH (choice) |
12 | 12 | ||
13 | # IA32 Compiler |
13 | # IA32 Compiler |
14 | @ "cross" Cross-compiler |
14 | @ "cross" Cross-compiler |
15 | @ "native" Native |
15 | @ "native" Native |
16 | ! [ARCH=ia32] IA32_COMPILER (choice) |
16 | ! [ARCH=ia32] IA32_COMPILER (choice) |
17 | % [ARCH=ia32] SAVEAS IA32_COMPILER COMPILER |
17 | % [ARCH=ia32] SAVEAS IA32_COMPILER COMPILER |
18 | 18 | ||
19 | # AMD64 Compiler |
19 | # AMD64 Compiler |
20 | @ "cross" Cross-compiler |
20 | @ "cross" Cross-compiler |
21 | @ "native" Native |
21 | @ "native" Native |
22 | ! [ARCH=amd64] AMD64_COMPILER (choice) |
22 | ! [ARCH=amd64] AMD64_COMPILER (choice) |
23 | % [ARCH=amd64] SAVEAS AMD64_COMPILER COMPILER |
23 | % [ARCH=amd64] SAVEAS AMD64_COMPILER COMPILER |
24 | 24 | ||
25 | # Compiler |
25 | # Compiler |
26 | @ "cross" Cross-compiler |
26 | @ "cross" Cross-compiler |
27 | @ "native" Native |
27 | @ "native" Native |
28 | ! [(ARCH!=amd64)&(ARCH!=ia32)] OTHER_COMPILER (choice) |
28 | ! [(ARCH!=amd64)&(ARCH!=ia32)] OTHER_COMPILER (choice) |
29 | % [(ARCH!=amd64)&(ARCH!=ia32)] SAVEAS OTHER_COMPILER COMPILER |
29 | % [(ARCH!=amd64)&(ARCH!=ia32)] SAVEAS OTHER_COMPILER COMPILER |
30 | 30 | ||
31 | 31 | ||
32 | # CPU type |
32 | # CPU type |
33 | @ "pentium4" Pentium 4 |
33 | @ "pentium4" Pentium 4 |
34 | @ "pentium3" Pentium 3 |
34 | @ "pentium3" Pentium 3 |
35 | @ "athlon-xp" Athlon XP |
35 | @ "athlon-xp" Athlon XP |
36 | @ "athlon-mp" Athlon MP |
36 | @ "athlon-mp" Athlon MP |
37 | @ "prescott" Prescott |
37 | @ "prescott" Prescott |
38 | ! [ARCH=ia32] IA32_CPU (choice) |
38 | ! [ARCH=ia32] IA32_CPU (choice) |
39 | 39 | ||
40 | # MIPS Machine Type |
40 | # MIPS Machine Type |
41 | @ "msim" MSIM Simulator |
41 | @ "msim" MSIM Simulator |
42 | @ "simics" Virtutech Simics simulator |
42 | @ "simics" Virtutech Simics simulator |
43 | @ "lgxemul" GXEmul Little Endian |
43 | @ "lgxemul" GXEmul Little Endian |
44 | @ "bgxemul" GXEmul Big Endian |
44 | @ "bgxemul" GXEmul Big Endian |
45 | @ "indy" SGI Indy |
45 | @ "indy" SGI Indy |
46 | ! [ARCH=mips32] MIPS_MACHINE (choice) |
46 | ! [ARCH=mips32] MIPS_MACHINE (choice) |
47 | 47 | ||
48 | # Framebuffer support |
48 | # Framebuffer support |
49 | ! [(ARCH=mips32&MIPS_MACHINE=lgxemul)|(ARCH=mips32&MIPS_MACHINE=bgxemul)|(ARCH=ia32)|(ARCH=amd64)] CONFIG_FB (y/n) |
49 | ! [(ARCH=mips32&MIPS_MACHINE=lgxemul)|(ARCH=mips32&MIPS_MACHINE=bgxemul)|(ARCH=ia32)|(ARCH=amd64)] CONFIG_FB (y/n) |
50 | 50 | ||
51 | # Framebuffer width |
51 | # Framebuffer width |
52 | @ "320" |
52 | @ "320" |
53 | @ "640" |
53 | @ "640" |
54 | @ "800" |
54 | @ "800" |
55 | @ "1024" |
55 | @ "1024" |
56 | @ "1152" |
56 | @ "1152" |
57 | @ "1280" |
57 | @ "1280" |
58 | @ "1400" |
58 | @ "1400" |
59 | @ "1440" |
59 | @ "1440" |
60 | @ "1600" |
60 | @ "1600" |
61 | @ "2048" |
61 | @ "2048" |
62 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_FB=y] CONFIG_VESA_WIDTH (choice) |
62 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_FB=y] CONFIG_VESA_WIDTH (choice) |
63 | 63 | ||
64 | # Framebuffer height |
64 | # Framebuffer height |
65 | @ "200" |
65 | @ "200" |
66 | @ "240" |
66 | @ "240" |
67 | @ "400" |
67 | @ "400" |
68 | @ "480" |
68 | @ "480" |
69 | @ "600" |
69 | @ "600" |
70 | @ "768" |
70 | @ "768" |
71 | @ "852" |
71 | @ "852" |
72 | @ "900" |
72 | @ "900" |
73 | @ "960" |
73 | @ "960" |
74 | @ "1024" |
74 | @ "1024" |
75 | @ "1050" |
75 | @ "1050" |
76 | @ "1200" |
76 | @ "1200" |
77 | @ "1536" |
77 | @ "1536" |
78 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_FB=y] CONFIG_VESA_HEIGHT (choice) |
78 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_FB=y] CONFIG_VESA_HEIGHT (choice) |
79 | 79 | ||
80 | # Framebuffer depth |
80 | # Framebuffer depth |
81 | @ "8" |
81 | @ "8" |
82 | @ "16" |
82 | @ "16" |
83 | @ "24" |
83 | @ "24" |
84 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_FB=y] CONFIG_VESA_BPP (choice) |
84 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_FB=y] CONFIG_VESA_BPP (choice) |
85 | 85 | ||
86 | 86 | ||
87 | 87 | ||
88 | # Support for SMP |
88 | # Support for SMP |
89 | ! [ARCH=ia32|ARCH=amd64] CONFIG_SMP (y/n) |
89 | ! [ARCH=ia32|ARCH=amd64] CONFIG_SMP (y/n) |
90 | 90 | ||
91 | # Improved support for hyperthreading |
91 | # Improved support for hyperthreading |
92 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_SMP=y] CONFIG_HT (y/n) |
92 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_SMP=y] CONFIG_HT (y/n) |
93 | 93 | ||
94 | # Simics BIOS AP boot fix |
94 | # Simics BIOS AP boot fix |
95 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_SMP=y] CONFIG_SIMICS_FIX (y/n) |
95 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_SMP=y] CONFIG_SIMICS_FIX (y/n) |
96 | 96 | ||
97 | # Lazy FPU context switching |
97 | # Lazy FPU context switching |
98 | ! [(ARCH=mips32&MIPS_MACHINE!=msim&MIPS_MACHINE!=simics)|ARCH=amd64|ARCH=ia32|ARCH=ia64] CONFIG_FPU_LAZY (y/n) |
98 | ! [(ARCH=mips32&MIPS_MACHINE!=msim&MIPS_MACHINE!=simics)|ARCH=amd64|ARCH=ia32|ARCH=ia64] CONFIG_FPU_LAZY (y/n) |
99 | 99 | ||
100 | # Power off on halt |
100 | # Power off on halt |
101 | ! [ARCH=ppc32] CONFIG_POWEROFF (y/n) |
101 | ! [ARCH=ppc32] CONFIG_POWEROFF (n/y) |
102 | 102 | ||
103 | ## Debugging configuration directives |
103 | ## Debugging configuration directives |
104 | 104 | ||
105 | # General debuging and assert checking |
105 | # General debuging and assert checking |
106 | ! CONFIG_DEBUG (y/n) |
106 | ! CONFIG_DEBUG (y/n) |
107 | 107 | ||
108 | # Deadlock detection support for spinlocks |
108 | # Deadlock detection support for spinlocks |
109 | ! [CONFIG_DEBUG=y&CONFIG_SMP=y] CONFIG_DEBUG_SPINLOCK (y/n) |
109 | ! [CONFIG_DEBUG=y&CONFIG_SMP=y] CONFIG_DEBUG_SPINLOCK (y/n) |
110 | 110 | ||
111 | # Watchpoint on rewriting AS with zero |
111 | # Watchpoint on rewriting AS with zero |
112 | ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=ia32)] CONFIG_DEBUG_AS_WATCHPOINT (y/n) |
112 | ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=ia32)] CONFIG_DEBUG_AS_WATCHPOINT (y/n) |
113 | 113 | ||
114 | # Save all interrupt registers |
114 | # Save all interrupt registers |
115 | ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=mips32|ARCH=ia32)] CONFIG_DEBUG_ALLREGS (y/n) |
115 | ! [CONFIG_DEBUG=y&(ARCH=amd64|ARCH=mips32|ARCH=ia32)] CONFIG_DEBUG_ALLREGS (y/n) |
116 | 116 | ||
117 | # Use VHPT |
117 | # Use VHPT |
118 | ! [ARCH=ia64] CONFIG_VHPT (y/n) |
118 | ! [ARCH=ia64] CONFIG_VHPT (y/n) |
119 | 119 | ||
120 | ## Run-time configuration directives |
120 | ## Run-time configuration directives |
121 | 121 | ||
122 | # Kernel test type |
122 | # Kernel test type |
123 | @ "" No test |
123 | @ "" No test |
124 | @ "atomic/atomic1" Test of atomic operations. |
124 | @ "atomic/atomic1" Test of atomic operations. |
125 | @ "btree/btree1" B-tree test. |
125 | @ "btree/btree1" B-tree test. |
126 | @ "synch/rwlock1" Read write test 1 |
126 | @ "synch/rwlock1" Read write test 1 |
127 | @ "synch/rwlock2" Read write test 2 |
127 | @ "synch/rwlock2" Read write test 2 |
128 | @ "synch/rwlock3" Read write test 3 |
128 | @ "synch/rwlock3" Read write test 3 |
129 | @ "synch/rwlock4" Read write test 4 |
129 | @ "synch/rwlock4" Read write test 4 |
130 | @ "synch/rwlock5" Read write test 5 |
130 | @ "synch/rwlock5" Read write test 5 |
131 | @ "synch/semaphore1" Semaphore test 1 |
131 | @ "synch/semaphore1" Semaphore test 1 |
132 | @ "synch/semaphore2" Sempahore test 2 |
132 | @ "synch/semaphore2" Sempahore test 2 |
133 | @ [ARCH=ia32|ARCH=amd64|ARCH=ia64] "fpu/fpu1" Intel fpu test 1 |
133 | @ [ARCH=ia32|ARCH=amd64|ARCH=ia64] "fpu/fpu1" Intel fpu test 1 |
134 | @ [ARCH=ia32|ARCH=amd64] "fpu/sse1" Intel Sse test 1 |
134 | @ [ARCH=ia32|ARCH=amd64] "fpu/sse1" Intel Sse test 1 |
135 | @ [ARCH=mips32&MIPS_MACHINE!=msim&MIPS_MACHINE!=simics] "fpu/mips1" Mips FPU test 1 |
135 | @ [ARCH=mips32&MIPS_MACHINE!=msim&MIPS_MACHINE!=simics] "fpu/mips1" Mips FPU test 1 |
136 | @ "print/print1" Printf test 1 |
136 | @ "print/print1" Printf test 1 |
137 | @ "thread/thread1" Thread test 1 |
137 | @ "thread/thread1" Thread test 1 |
138 | @ "mm/mapping1" Mapping test 1 |
138 | @ "mm/mapping1" Mapping test 1 |
139 | @ "mm/falloc1" Frame Allocation test 1 |
139 | @ "mm/falloc1" Frame Allocation test 1 |
140 | @ "mm/falloc2" Frame Allocation test 2 |
140 | @ "mm/falloc2" Frame Allocation test 2 |
141 | @ "mm/slab1" SLAB test1 - No CPU-cache |
141 | @ "mm/slab1" SLAB test1 - No CPU-cache |
142 | @ "mm/slab2" SLAB test2 - SMP CPU cache |
142 | @ "mm/slab2" SLAB test2 - SMP CPU cache |
143 | @ "fault/fault1" Write to NULL (maybe page fault) |
143 | @ "fault/fault1" Write to NULL (maybe page fault) |
144 | @ "sysinfo" Sysinfo fill and dump test |
144 | @ "sysinfo" Sysinfo fill and dump test |
145 | @ [ARCH=ia64] "mm/purge1" Itanium TLB purge test |
145 | @ [ARCH=ia64] "mm/purge1" Itanium TLB purge test |
146 | @ [ARCH=mips32] "debug/mips1" Mips breakpoint-debug test |
146 | @ [ARCH=mips32] "debug/mips1" Mips breakpoint-debug test |
147 | ! CONFIG_TEST (choice) |
147 | ! CONFIG_TEST (choice) |
148 | 148 |