Subversion Repositories HelenOS

Rev

Rev 4156 | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 4156 Rev 4420
1
/*
1
/*
2
 * Copyright (c) 2009 Jakub Jermar
2
 * Copyright (c) 2009 Jakub Jermar
3
 * All rights reserved.
3
 * All rights reserved.
4
 *
4
 *
5
 * Redistribution and use in source and binary forms, with or without
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
6
 * modification, are permitted provided that the following conditions
7
 * are met:
7
 * are met:
8
 *
8
 *
9
 * - Redistributions of source code must retain the above copyright
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
15
 *   derived from this software without specific prior written permission.
16
 *
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
27
 */
28
 
28
 
29
/** @addtogroup genarch
29
/** @addtogroup genarch
30
 * @{
30
 * @{
31
 */
31
 */
32
/**
32
/**
33
 * @file
33
 * @file
34
 * @brief Zilog 8530 serial controller driver.
34
 * @brief Zilog 8530 serial controller driver.
35
 */
35
 */
36
 
36
 
37
#include <genarch/drivers/z8530/z8530.h>
37
#include <genarch/drivers/z8530/z8530.h>
38
#include <console/chardev.h>
38
#include <console/chardev.h>
39
#include <ddi/irq.h>
39
#include <ddi/irq.h>
40
#include <arch/asm.h>
40
#include <arch/asm.h>
41
#include <mm/slab.h>
41
#include <mm/slab.h>
42
#include <ddi/device.h>
42
#include <ddi/device.h>
43
 
43
 
44
static indev_operations_t kbrdin_ops = {
-
 
45
    .poll = NULL
-
 
46
};
-
 
47
 
-
 
48
static inline void z8530_write(ioport8_t *ctl, uint8_t reg, uint8_t val)
44
static inline void z8530_write(ioport8_t *ctl, uint8_t reg, uint8_t val)
49
{
45
{
50
    /*
46
    /*
51
     * Registers 8-15 will automatically issue the Point High
47
     * Registers 8-15 will automatically issue the Point High
52
     * command as their bit 3 is 1.
48
     * command as their bit 3 is 1.
53
     */
49
     */
54
    pio_write_8(ctl, reg);  /* Select register */
50
    pio_write_8(ctl, reg);  /* Select register */
55
    pio_write_8(ctl, val);  /* Write value */
51
    pio_write_8(ctl, val);  /* Write value */
56
}
52
}
57
 
53
 
58
static inline uint8_t z8530_read(ioport8_t *ctl, uint8_t reg)
54
static inline uint8_t z8530_read(ioport8_t *ctl, uint8_t reg)
59
{
55
{
60
    /*
56
    /*
61
     * Registers 8-15 will automatically issue the Point High
57
     * Registers 8-15 will automatically issue the Point High
62
     * command as their bit 3 is 1.
58
     * command as their bit 3 is 1.
63
     */
59
     */
64
    pio_write_8(ctl, reg);   /* Select register */
60
    pio_write_8(ctl, reg);   /* Select register */
65
    return pio_read_8(ctl);
61
    return pio_read_8(ctl);
66
}
62
}
67
 
63
 
68
static irq_ownership_t z8530_claim(irq_t *irq)
64
static irq_ownership_t z8530_claim(irq_t *irq)
69
{
65
{
70
    z8530_instance_t *instance = irq->instance;
66
    z8530_instance_t *instance = irq->instance;
71
    z8530_t *dev = instance->z8530;
67
    z8530_t *dev = instance->z8530;
72
   
68
   
73
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA)
69
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA)
74
        return IRQ_ACCEPT;
70
        return IRQ_ACCEPT;
75
    else
71
    else
76
        return IRQ_DECLINE;
72
        return IRQ_DECLINE;
77
}
73
}
78
 
74
 
79
static void z8530_irq_handler(irq_t *irq)
75
static void z8530_irq_handler(irq_t *irq)
80
{
76
{
81
    z8530_instance_t *instance = irq->instance;
77
    z8530_instance_t *instance = irq->instance;
82
    z8530_t *dev = instance->z8530;
78
    z8530_t *dev = instance->z8530;
83
   
79
   
84
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA) {
80
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA) {
85
        uint8_t x = z8530_read(&dev->ctl_a, RR8);
81
        uint8_t data = z8530_read(&dev->ctl_a, RR8);
86
        indev_push_character(&instance->kbrdin, x);
82
        indev_push_character(instance->kbrdin, data);
87
    }
83
    }
88
}
84
}
89
 
85
 
90
/** Initialize z8530. */
86
/** Initialize z8530. */
91
indev_t *z8530_init(z8530_t *dev, inr_t inr, cir_t cir, void *cir_arg)
87
z8530_instance_t *z8530_init(z8530_t *dev, inr_t inr, cir_t cir, void *cir_arg)
92
{
88
{
93
    z8530_instance_t *instance
89
    z8530_instance_t *instance
94
        = malloc(sizeof(z8530_instance_t), FRAME_ATOMIC);
90
        = malloc(sizeof(z8530_instance_t), FRAME_ATOMIC);
95
    if (!instance)
91
    if (instance) {
96
        return false;
-
 
97
   
-
 
98
    indev_initialize("z8530", &instance->kbrdin, &kbrdin_ops);
-
 
99
   
-
 
100
    instance->z8530 = dev;
92
        instance->z8530 = dev;
-
 
93
        instance->kbrdin = NULL;
101
   
94
       
102
    irq_initialize(&instance->irq);
95
        irq_initialize(&instance->irq);
103
    instance->irq.devno = device_assign_devno();
96
        instance->irq.devno = device_assign_devno();
104
    instance->irq.inr = inr;
97
        instance->irq.inr = inr;
105
    instance->irq.claim = z8530_claim;
98
        instance->irq.claim = z8530_claim;
106
    instance->irq.handler = z8530_irq_handler;
99
        instance->irq.handler = z8530_irq_handler;
107
    instance->irq.instance = instance;
100
        instance->irq.instance = instance;
108
    instance->irq.cir = cir;
101
        instance->irq.cir = cir;
109
    instance->irq.cir_arg = cir_arg;
102
        instance->irq.cir_arg = cir_arg;
-
 
103
    }
-
 
104
   
-
 
105
    return instance;
-
 
106
}
-
 
107
 
-
 
108
void z8530_wire(z8530_instance_t *instance, indev_t *kbrdin)
-
 
109
{
-
 
110
    ASSERT(instance);
-
 
111
    ASSERT(kbrdin);
-
 
112
   
-
 
113
    instance->kbrdin = kbrdin;
-
 
114
   
110
    irq_register(&instance->irq);
115
    irq_register(&instance->irq);
111
   
116
   
112
    (void) z8530_read(&dev->ctl_a, RR8);
117
    (void) z8530_read(&instance->z8530->ctl_a, RR8);
113
   
118
   
114
    /*
119
    /*
115
     * Clear any pending TX interrupts or we never manage
120
     * Clear any pending TX interrupts or we never manage
116
     * to set FHC UART interrupt state to idle.
121
     * to set FHC UART interrupt state to idle.
117
     */
122
     */
118
    z8530_write(&dev->ctl_a, WR0, WR0_TX_IP_RST);
123
    z8530_write(&instance->z8530->ctl_a, WR0, WR0_TX_IP_RST);
119
   
124
   
120
    /* interrupt on all characters */
125
    /* interrupt on all characters */
121
    z8530_write(&dev->ctl_a, WR1, WR1_IARCSC);
126
    z8530_write(&instance->z8530->ctl_a, WR1, WR1_IARCSC);
122
   
127
   
123
    /* 8 bits per character and enable receiver */
128
    /* 8 bits per character and enable receiver */
124
    z8530_write(&dev->ctl_a, WR3, WR3_RX8BITSCH | WR3_RX_ENABLE);
129
    z8530_write(&instance->z8530->ctl_a, WR3, WR3_RX8BITSCH | WR3_RX_ENABLE);
125
   
130
   
126
    /* Master Interrupt Enable. */
131
    /* Master Interrupt Enable. */
127
    z8530_write(&dev->ctl_a, WR9, WR9_MIE);
132
    z8530_write(&instance->z8530->ctl_a, WR9, WR9_MIE);
128
   
-
 
129
    return &instance->kbrdin;
-
 
130
}
133
}
131
 
134
 
132
/** @}
135
/** @}
133
 */
136
 */
134
 
137