WebSVN – HelenOS – Diff – /branches/arm/kernel/arch/arm32/src/exception.c/


/*
 * Copyright (c) 2007 Petr Stepan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - The name of the author may not be used to endorse or promote products
 *   derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
/** @addtogroup arm32
 * @{
 */
/** @file
    @brief  Exception handlers and exception initialization routines.
 */
 
 
#include <arch/exception.h>
#include <arch/debug/print.h>
#include <arch/memstr.h>
#include <arch/regutils.h>
#include <interrupt.h>
#include <arch/machine.h>
#include <arch/mm/page_fault.h>
#include <print.h>
#include <syscall/syscall.h>
 
 
#define PREFETCH_OFFSET      0x8
#define BRANCH_OPCODE        0xea000000
#define LDR_OPCODE           0xe59ff000
#define VALID_BRANCH_MASK    0xff000000
#define EXC_VECTORS_SIZE     0x20
#define EXC_VECTORS          0x8
 
 
extern uintptr_t supervisor_sp;
extern uintptr_t exc_stack;
 
 
inline static void setup_stack_and_save_regs()
{
asm volatile(   "ldr r13, =exc_stack        \n\
    stmfd r13!, {r0}            \n\
    mrs r0, spsr                \n\
    and r0, r0, #0x1f           \n\
    cmp r0, #0x10               \n\
    bne 1f                  \n\
                        \n\
    @prev mode was usermode         \n\
    ldmfd r13!, {r0}            \n\
    ldr r13, =supervisor_sp         \n\
    ldr r13, [r13]              \n\
    stmfd r13!, {lr}            \n\
    stmfd r13!, {r0-r12}            \n\
    stmfd r13!, {r13, lr}^          \n\
    mrs r0, spsr                \n\
    stmfd r13!, {r0}            \n\
    b 2f                    \n\
                        \n\
    @prev mode was not usermode     \n\
1:                      \n\
    stmfd r13!, {r1, r2, r3}        \n\
    mrs r1, cpsr                \n\
    mov r2, lr              \n\
    bic r1, r1, #0x1f           \n\
    orr r1, r1, r0              \n\
    mrs r0, cpsr                \n\
    msr cpsr_c, r1              \n\
                        \n\
    mov r3, r13             \n\
    stmfd r13!, {r2}            \n\
    mov r2, lr              \n\
    stmfd r13!, {r4-r12}            \n\
    mov r1, r13             \n\
    @following two lines are for debugging  \n\
    mov sp, #0              \n\
    mov lr, #0              \n\
    msr cpsr_c, r0              \n\
                        \n\
    ldmfd r13!, {r4, r5, r6, r7}        \n\
    stmfd r1!, {r4, r5, r6}         \n\
    stmfd r1!, {r7}             \n\
    stmfd r1!, {r2}             \n\
    stmfd r1!, {r3}             \n\
    mrs r0, spsr                \n\
    stmfd r1!, {r0}             \n\
    mov r13, r1             \n\
2:"
);
}
 
 
inline static void load_regs()
{
asm volatile(   "ldmfd r13!, {r0}       \n\
    msr spsr, r0                \n\
    and r0, r0, #0x1f           \n\
    cmp r0, #0x10               \n\
    bne 3f                  \n\
                        \n\
    @return to user mode            \n\
    ldmfd r13!, {r13, lr}^          \n\
    b 4f                    \n\
                        \n\
    @return to non-user mode        \n\
3:                      \n\
    ldmfd r13!, {r1, r2}            \n\
    mrs r3, cpsr                \n\
    bic r3, r3, #0x1f           \n\
    orr r3, r3, r0              \n\
    mrs r0, cpsr                \n\
    msr cpsr_c, r3              \n\
                        \n\
    mov r13, r1             \n\
    mov lr, r2              \n\
    msr cpsr_c, r0              \n\
                        \n\
    @actual return              \n\
4:  ldmfd r13, {r0-r12, pc}^"
);
}
 
 
 
/*#define SAVE_REGS_TO_STACK            \
    asm("stmfd r13!, {r0-r12, r13, lr}");   \
    asm("mrs r14, spsr");           \
    asm("stmfd r13!, {r14}");
*/
 
 
#define CALL_EXC_DISPATCH(exception)        \
    asm("mov r0, %0" : : "i" (exception));  \
    asm("mov r1, r13");         \
    asm("bl exc_dispatch");     
 
 
/**Loads registers from the stack and resets SPSR before exitting exception
 * handler.
 
#define LOAD_REGS_FROM_STACK            \
    asm("ldmfd r13!, {r14}");       \
    asm("msr spsr, r14");           \
    asm("ldmfd r13!, {r0-r12, r13, pc}^");
 */
 
   
/** General exception handler.
 *  Stores registers, dispatches the exception,
 *  and finally restores registers and returns from exception processing.
 *
 *  @param exception Exception number.
 */
#define PROCESS_EXCEPTION(exception)        \
    setup_stack_and_save_regs();        \
    CALL_EXC_DISPATCH(exception)        \
    load_regs();
 
/* #define PROCESS_EXCEPTION(exception)     \
    SAVE_REGS_TO_STACK      \
    CALL_EXC_DISPATCH(exception)        \
    LOAD_REGS_FROM_STACK*/
 
 
/** Updates specified exception vector to jump to given handler.
 *  Addresses of handlers are stored in memory following exception vectors.
 */
static void install_handler (unsigned handler_addr, unsigned* vector)
{
    /* relative address (related to exc. vector) of the word
     * where handler's address is stored
    */
    volatile uint32_t handler_address_ptr = EXC_VECTORS_SIZE - PREFETCH_OFFSET;
   
    /* make it LDR instruction and store at exception vector */
    *vector = handler_address_ptr | LDR_OPCODE;
   
    /* store handler's address */
    *(vector + EXC_VECTORS) = handler_addr;
 
}
 
 
/** Low-level Reset Exception handler. */
static void reset_exception_entry()
{
    PROCESS_EXCEPTION(EXC_RESET);
}
 
 
/** Low-level Software Interrupt Exception handler. */
static void swi_exception_entry()
{
    PROCESS_EXCEPTION(EXC_SWI);
}
 
 
/** Low-level Undefined Instruction Exception handler. */
static void undef_instr_exception_entry()
{
    PROCESS_EXCEPTION(EXC_UNDEF_INSTR);
}
 
 
/** Low-level Fast Interrupt Exception handler. */
static void fiq_exception_entry()
{
    PROCESS_EXCEPTION(EXC_FIQ);
}
 
 
/** Low-level Prefetch Abort Exception handler. */
static void prefetch_abort_exception_entry()
{
    asm("sub lr, lr, #4");
    PROCESS_EXCEPTION(EXC_PREFETCH_ABORT);
}
 
 
/** Low-level Data Abort Exception handler. */
static void data_abort_exception_entry()
{
    asm("sub lr, lr, #8");
    PROCESS_EXCEPTION(EXC_DATA_ABORT);
}
 
 
/** Low-level Interrupt Exception handler. */
static void irq_exception_entry()
{
    asm("sub lr, lr, #4");
    PROCESS_EXCEPTION(EXC_IRQ);
}
 
 
/** Software Interrupt handler.
 *
 * Dispatches the syscall.
 */
static void swi_exception(int exc_no, istate_t *istate)
{
    /*
    dprintf("SYSCALL: r0-r4: %x, %x, %x, %x, %x; pc: %x\n", istate->r0,
        istate->r1, istate->r2, istate->r3, istate->r4, istate->pc);
    */
 
    istate->r0 = syscall_handler(
        istate->r0,
        istate->r1,
        istate->r2,
        istate->r3,
        istate->r4);
}
 
 
/** Interrupt Exception handler.
 *
 * Determines the sources of interrupt, and calls their handlers.
 */
static void irq_exception(int exc_no, istate_t *istate)
{
    machine_irq_exception(exc_no, istate);
}
 
 
/** Fills exception vectors with appropriate exception handlers. */
void install_exception_handlers(void)
{
    install_handler((unsigned)reset_exception_entry,
             (unsigned*)EXC_RESET_VEC);
   
    install_handler((unsigned)undef_instr_exception_entry,
             (unsigned*)EXC_UNDEF_INSTR_VEC);
   
    install_handler((unsigned)swi_exception_entry,
             (unsigned*)EXC_SWI_VEC);
   
    install_handler((unsigned)prefetch_abort_exception_entry,
             (unsigned*)EXC_PREFETCH_ABORT_VEC);
   
    install_handler((unsigned)data_abort_exception_entry,
             (unsigned*)EXC_DATA_ABORT_VEC);
   
    install_handler((unsigned)irq_exception_entry,
             (unsigned*)EXC_IRQ_VEC);
   
    install_handler((unsigned)fiq_exception_entry,
             (unsigned*)EXC_FIQ_VEC);
}
 
 
#ifdef HIGH_EXCEPTION_VECTORS
/** Activates use of high exception vectors addresses. */
static void high_vectors()
{
    uint32_t control_reg;
   
    asm volatile( "mrc p15, 0, %0, c1, c1": "=r" (control_reg));
   
    //switch on the high vectors bit
    control_reg |= CP15_R1_HIGH_VECTORS_BIT;
   
    asm volatile( "mcr p15, 0, %0, c1, c1" : : "r" (control_reg));
}
#endif
 
 
/** Initializes exception handling.
 *
 * Installs low-level exception handlers and then registers
 * exceptions and their handlers to kernel exception dispatcher.
 */
void exception_init(void)
{
#ifdef HIGH_EXCEPTION_VECTORS
    high_vectors();
#endif
    install_exception_handlers();
   
    exc_register(EXC_IRQ, "interrupt", (iroutine) irq_exception);
    exc_register(EXC_PREFETCH_ABORT, "prefetch abort", (iroutine) prefetch_abort);
    exc_register(EXC_DATA_ABORT, "data abort", (iroutine) data_abort);
    exc_register(EXC_SWI, "software interrupt", (iroutine) swi_exception);
    /* TODO add next */
}
 
 
/** Sets stack pointers in all supported exception modes. */
void setup_exception_stacks()
{
        /* switch to particular mode and set "r13" there */
 
        uint32_t cspr = current_status_reg_read();
 
        /* IRQ stack */
        current_status_reg_control_write(
                        (cspr & ~STATUS_REG_MODE_MASK) | IRQ_MODE
        );
        asm("ldr r13, =exc_stack");
 
        /* abort stack */
        current_status_reg_control_write(
                        (cspr & ~STATUS_REG_MODE_MASK) | ABORT_MODE
        );
        asm("ldr r13, =exc_stack");
 
        /* TODO if you want to test other exceptions than IRQ,
        make stack analogous to irq_stack (in start.S),
        and then set stack pointer here */
 
        current_status_reg_control_write(cspr);
}
 
 
/** Prints #istate_t structure content.
 *
 * @param istate Structure to be printed.
 */
void print_istate(istate_t *istate)
{
    dprintf("istate dump:\n");
 
    dprintf(" r0: %x    r1: %x    r2: %x    r3: %x\n",
        istate->r0, istate->r1, istate->r2, istate->r3);
    dprintf(" r4: %x    r5: %x    r6: %x    r7: %x\n",
        istate->r4, istate->r5, istate->r6, istate->r7);
    dprintf(" r8: %x    r8: %x   r10: %x   r11: %x\n",
        istate->r8, istate->r9, istate->r10, istate->r11);
    dprintf(" r12: %x    sp: %x    lr: %x  spsr: %x\n",
        istate->r12, istate->sp, istate->lr, istate->spsr);
 
    dprintf(" pc: %x\n", istate->pc);
}
 
 
/** @}
 */
 

Rev 2329	Rev 2341
1	/*	1	/*
2	* Copyright (c) 2007 Petr Stepan	2	* Copyright (c) 2007 Petr Stepan
3	* All rights reserved.	3	* All rights reserved.
4	*	4	*
5	* Redistribution and use in source and binary forms, with or without	5	* Redistribution and use in source and binary forms, with or without
6	* modification, are permitted provided that the following conditions	6	* modification, are permitted provided that the following conditions
7	* are met:	7	* are met:
8	*	8	*
9	* - Redistributions of source code must retain the above copyright	9	* - Redistributions of source code must retain the above copyright
10	* notice, this list of conditions and the following disclaimer.	10	* notice, this list of conditions and the following disclaimer.
11	* - Redistributions in binary form must reproduce the above copyright	11	* - Redistributions in binary form must reproduce the above copyright
12	* notice, this list of conditions and the following disclaimer in the	12	* notice, this list of conditions and the following disclaimer in the
13	* documentation and/or other materials provided with the distribution.	13	* documentation and/or other materials provided with the distribution.
14	* - The name of the author may not be used to endorse or promote products	14	* - The name of the author may not be used to endorse or promote products
15	* derived from this software without specific prior written permission.	15	* derived from this software without specific prior written permission.
16	*	16	*
17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR	17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES	18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.	19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,	20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT	21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,	22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY	23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT	24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF	25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.	26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27	*/	27	*/
28		28
29	/** @addtogroup arm32	29	/** @addtogroup arm32
30	* @{	30	* @{
31	*/	31	*/
32	/** @file	32	/** @file
33	@brief Exception handlers and exception initialization routines.	33	@brief Exception handlers and exception initialization routines.
34	*/	34	*/
35		35
36		36
37	#include <arch/exception.h>	37	#include <arch/exception.h>
38	#include <arch/debug/print.h>	38	#include <arch/debug/print.h>
39	#include <arch/memstr.h>	39	#include <arch/memstr.h>
40	#include <arch/regutils.h>	40	#include <arch/regutils.h>
41	#include <interrupt.h>	41	#include <interrupt.h>
42	#include <arch/machine.h>	42	#include <arch/machine.h>
43	#include <arch/mm/page_fault.h>	43	#include <arch/mm/page_fault.h>
44	#include <print.h>	44	#include <print.h>
45	#include <syscall/syscall.h>	45	#include <syscall/syscall.h>
46		46
47		47
48	#define PREFETCH_OFFSET 0x8	48	#define PREFETCH_OFFSET 0x8
49	#define BRANCH_OPCODE 0xea000000	49	#define BRANCH_OPCODE 0xea000000
50	#define LDR_OPCODE 0xe59ff000	50	#define LDR_OPCODE 0xe59ff000
51	#define VALID_BRANCH_MASK 0xff000000	51	#define VALID_BRANCH_MASK 0xff000000
52	#define EXC_VECTORS_SIZE 0x20	52	#define EXC_VECTORS_SIZE 0x20
53	#define EXC_VECTORS 0x8	53	#define EXC_VECTORS 0x8
54		54
55		55
56	extern uintptr_t supervisor_sp;	56	extern uintptr_t supervisor_sp;
57	extern uintptr_t exc_stack;	57	extern uintptr_t exc_stack;
58		58
59		59
60	inline static void setup_stack_and_save_regs()	60	inline static void setup_stack_and_save_regs()
61	{	61	{
62	asm volatile( "ldr r13, =exc_stack \n\	62	asm volatile( "ldr r13, =exc_stack \n\
63	stmfd r13!, {r0} \n\	63	stmfd r13!, {r0} \n\
64	mrs r0, spsr \n\	64	mrs r0, spsr \n\
65	and r0, r0, #0x1f \n\	65	and r0, r0, #0x1f \n\
66	cmp r0, #0x10 \n\	66	cmp r0, #0x10 \n\
67	bne 1f \n\	67	bne 1f \n\
68	\n\	68	\n\
69	@prev mode was usermode \n\	69	@prev mode was usermode \n\
70	ldmfd r13!, {r0} \n\	70	ldmfd r13!, {r0} \n\
71	ldr r13, =supervisor_sp \n\	71	ldr r13, =supervisor_sp \n\
72	ldr r13, [r13] \n\	72	ldr r13, [r13] \n\
73	stmfd r13!, {lr} \n\	73	stmfd r13!, {lr} \n\
74	stmfd r13!, {r0-r12} \n\	74	stmfd r13!, {r0-r12} \n\
75	stmfd r13!, {r13, lr}^ \n\	75	stmfd r13!, {r13, lr}^ \n\
76	mrs r0, spsr \n\	76	mrs r0, spsr \n\
77	stmfd r13!, {r0} \n\	77	stmfd r13!, {r0} \n\
78	b 2f \n\	78	b 2f \n\
79	\n\	79	\n\
80	@prev mode was not usermode \n\	80	@prev mode was not usermode \n\
81	1: \n\	81	1: \n\
82	stmfd r13!, {r1, r2, r3} \n\	82	stmfd r13!, {r1, r2, r3} \n\
83	mrs r1, cpsr \n\	83	mrs r1, cpsr \n\
84	mov r2, lr \n\	84	mov r2, lr \n\
85	bic r1, r1, #0x1f \n\	85	bic r1, r1, #0x1f \n\
86	orr r1, r1, r0 \n\	86	orr r1, r1, r0 \n\
87	mrs r0, cpsr \n\	87	mrs r0, cpsr \n\
88	msr cpsr_c, r1 \n\	88	msr cpsr_c, r1 \n\
89	\n\	89	\n\
90	mov r3, r13 \n\	90	mov r3, r13 \n\
91	stmfd r13!, {r2} \n\	91	stmfd r13!, {r2} \n\
92	mov r2, lr \n\	92	mov r2, lr \n\
93	stmfd r13!, {r4-r12} \n\	93	stmfd r13!, {r4-r12} \n\
94	mov r1, r13 \n\	94	mov r1, r13 \n\
95	@following two lines are for debugging \n\	95	@following two lines are for debugging \n\
96	mov sp, #0 \n\	96	mov sp, #0 \n\
97	mov lr, #0 \n\	97	mov lr, #0 \n\
98	msr cpsr_c, r0 \n\	98	msr cpsr_c, r0 \n\
99	\n\	99	\n\
100	ldmfd r13!, {r4, r5, r6, r7} \n\	100	ldmfd r13!, {r4, r5, r6, r7} \n\
101	stmfd r1!, {r4, r5, r6} \n\	101	stmfd r1!, {r4, r5, r6} \n\
102	stmfd r1!, {r7} \n\	102	stmfd r1!, {r7} \n\
103	stmfd r1!, {r2} \n\	103	stmfd r1!, {r2} \n\
104	stmfd r1!, {r3} \n\	104	stmfd r1!, {r3} \n\
105	mrs r0, spsr \n\	105	mrs r0, spsr \n\
106	stmfd r1!, {r0} \n\	106	stmfd r1!, {r0} \n\
107	mov r13, r1 \n\	107	mov r13, r1 \n\
108	2:"	108	2:"
109	);	109	);
110	}	110	}
111		111
112		112
113	inline static void load_regs()	113	inline static void load_regs()
114	{	114	{
115	asm volatile( "ldmfd r13!, {r0} \n\	115	asm volatile( "ldmfd r13!, {r0} \n\
116	msr spsr, r0 \n\	116	msr spsr, r0 \n\
117	and r0, r0, #0x1f \n\	117	and r0, r0, #0x1f \n\
118	cmp r0, #0x10 \n\	118	cmp r0, #0x10 \n\
119	bne 3f \n\	119	bne 3f \n\
120	\n\	120	\n\
121	@return to user mode \n\	121	@return to user mode \n\
122	ldmfd r13!, {r13, lr}^ \n\	122	ldmfd r13!, {r13, lr}^ \n\
123	b 4f \n\	123	b 4f \n\
124	\n\	124	\n\
125	@return to non-user mode \n\	125	@return to non-user mode \n\
126	3: \n\	126	3: \n\
127	ldmfd r13!, {r1, r2} \n\	127	ldmfd r13!, {r1, r2} \n\
128	mrs r3, cpsr \n\	128	mrs r3, cpsr \n\
129	bic r3, r3, #0x1f \n\	129	bic r3, r3, #0x1f \n\
130	orr r3, r3, r0 \n\	130	orr r3, r3, r0 \n\
131	mrs r0, cpsr \n\	131	mrs r0, cpsr \n\
132	msr cpsr_c, r3 \n\	132	msr cpsr_c, r3 \n\
133	\n\	133	\n\
134	mov r13, r1 \n\	134	mov r13, r1 \n\
135	mov lr, r2 \n\	135	mov lr, r2 \n\
136	msr cpsr_c, r0 \n\	136	msr cpsr_c, r0 \n\
137	\n\	137	\n\
138	@actual return \n\	138	@actual return \n\
139	4: ldmfd r13, {r0-r12, pc}^"	139	4: ldmfd r13, {r0-r12, pc}^"
140	);	140	);
141	}	141	}
142		142
143		143
144		144
145	/*#define SAVE_REGS_TO_STACK \	145	/*#define SAVE_REGS_TO_STACK \
146	asm("stmfd r13!, {r0-r12, r13, lr}"); \	146	asm("stmfd r13!, {r0-r12, r13, lr}"); \
147	asm("mrs r14, spsr"); \	147	asm("mrs r14, spsr"); \
148	asm("stmfd r13!, {r14}");	148	asm("stmfd r13!, {r14}");
149	*/	149	*/
150		150
151		151
152	#define CALL_EXC_DISPATCH(exception) \	152	#define CALL_EXC_DISPATCH(exception) \
153	asm("mov r0, %0" : : "i" (exception)); \	153	asm("mov r0, %0" : : "i" (exception)); \
154	asm("mov r1, r13"); \	154	asm("mov r1, r13"); \
155	asm("bl exc_dispatch");	155	asm("bl exc_dispatch");
156		156
157		157
158	/**Loads registers from the stack and resets SPSR before exitting exception	158	/**Loads registers from the stack and resets SPSR before exitting exception
159	* handler.	159	* handler.
160		160
161	#define LOAD_REGS_FROM_STACK \	161	#define LOAD_REGS_FROM_STACK \
162	asm("ldmfd r13!, {r14}"); \	162	asm("ldmfd r13!, {r14}"); \
163	asm("msr spsr, r14"); \	163	asm("msr spsr, r14"); \
164	asm("ldmfd r13!, {r0-r12, r13, pc}^");	164	asm("ldmfd r13!, {r0-r12, r13, pc}^");
165	*/	165	*/
166		166
167		167
168	/** General exception handler.	168	/** General exception handler.
169	* Stores registers, dispatches the exception,	169	* Stores registers, dispatches the exception,
170	* and finally restores registers and returns from exception processing.	170	* and finally restores registers and returns from exception processing.
171	*	171	*
172	* @param exception Exception number.	172	* @param exception Exception number.
173	*/	173	*/
174	#define PROCESS_EXCEPTION(exception) \	174	#define PROCESS_EXCEPTION(exception) \
175	setup_stack_and_save_regs(); \	175	setup_stack_and_save_regs(); \
176	CALL_EXC_DISPATCH(exception) \	176	CALL_EXC_DISPATCH(exception) \
177	load_regs();	177	load_regs();
178		178
179	/* #define PROCESS_EXCEPTION(exception) \	179	/* #define PROCESS_EXCEPTION(exception) \
180	SAVE_REGS_TO_STACK \	180	SAVE_REGS_TO_STACK \
181	CALL_EXC_DISPATCH(exception) \	181	CALL_EXC_DISPATCH(exception) \
182	LOAD_REGS_FROM_STACK*/	182	LOAD_REGS_FROM_STACK*/
183		183
184		184
185	/** Updates specified exception vector to jump to given handler.	185	/** Updates specified exception vector to jump to given handler.
186	* Addresses of handlers are stored in memory following exception vectors.	186	* Addresses of handlers are stored in memory following exception vectors.
187	*/	187	*/
188	static void install_handler (unsigned handler_addr, unsigned* vector)	188	static void install_handler (unsigned handler_addr, unsigned* vector)
189	{	189	{
190	/* relative address (related to exc. vector) of the word	190	/* relative address (related to exc. vector) of the word
191	* where handler's address is stored	191	* where handler's address is stored
192	*/	192	*/
193	volatile uint32_t handler_address_ptr = EXC_VECTORS_SIZE - PREFETCH_OFFSET;	193	volatile uint32_t handler_address_ptr = EXC_VECTORS_SIZE - PREFETCH_OFFSET;
194		194
195	/* make it LDR instruction and store at exception vector */	195	/* make it LDR instruction and store at exception vector */
196	*vector = handler_address_ptr \| LDR_OPCODE;	196	*vector = handler_address_ptr \| LDR_OPCODE;
197		197
198	/* store handler's address */	198	/* store handler's address */
199	*(vector + EXC_VECTORS) = handler_addr;	199	*(vector + EXC_VECTORS) = handler_addr;
200		200
201	}	201	}
202		202
203		203
204	/** Low-level Reset Exception handler. */	204	/** Low-level Reset Exception handler. */
205	static void reset_exception_entry()	205	static void reset_exception_entry()
206	{	206	{
207	PROCESS_EXCEPTION(EXC_RESET);	207	PROCESS_EXCEPTION(EXC_RESET);
208	}	208	}
209		209
210		210
211	/** Low-level Software Interrupt Exception handler. */	211	/** Low-level Software Interrupt Exception handler. */
212	static void swi_exception_entry()	212	static void swi_exception_entry()
213	{	213	{
214	PROCESS_EXCEPTION(EXC_SWI);	214	PROCESS_EXCEPTION(EXC_SWI);
215	}	215	}
216		216
217		217
218	/** Low-level Undefined Instruction Exception handler. */	218	/** Low-level Undefined Instruction Exception handler. */
219	static void undef_instr_exception_entry()	219	static void undef_instr_exception_entry()
220	{	220	{
221	PROCESS_EXCEPTION(EXC_UNDEF_INSTR);	221	PROCESS_EXCEPTION(EXC_UNDEF_INSTR);
222	}	222	}
223		223
224		224
225	/** Low-level Fast Interrupt Exception handler. */	225	/** Low-level Fast Interrupt Exception handler. */
226	static void fiq_exception_entry()	226	static void fiq_exception_entry()
227	{	227	{
228	PROCESS_EXCEPTION(EXC_FIQ);	228	PROCESS_EXCEPTION(EXC_FIQ);
229	}	229	}
230		230
231		231
232	/** Low-level Prefetch Abort Exception handler. */	232	/** Low-level Prefetch Abort Exception handler. */
233	static void prefetch_abort_exception_entry()	233	static void prefetch_abort_exception_entry()
234	{	234	{
235	asm("sub lr, lr, #4");	235	asm("sub lr, lr, #4");
236	PROCESS_EXCEPTION(EXC_PREFETCH_ABORT);	236	PROCESS_EXCEPTION(EXC_PREFETCH_ABORT);
237	}	237	}
238		238
239		239
240	/** Low-level Data Abort Exception handler. */	240	/** Low-level Data Abort Exception handler. */
241	static void data_abort_exception_entry()	241	static void data_abort_exception_entry()
242	{	242	{
243	asm("sub lr, lr, #8");	243	asm("sub lr, lr, #8");
244	PROCESS_EXCEPTION(EXC_DATA_ABORT);	244	PROCESS_EXCEPTION(EXC_DATA_ABORT);
245	}	245	}
246		246
247		247
248	/** Low-level Interrupt Exception handler. */	248	/** Low-level Interrupt Exception handler. */
249	static void irq_exception_entry()	249	static void irq_exception_entry()
250	{	250	{
251	asm("sub lr, lr, #4");	251	asm("sub lr, lr, #4");
252	PROCESS_EXCEPTION(EXC_IRQ);	252	PROCESS_EXCEPTION(EXC_IRQ);
253	}	253	}
254		254
255		255
256	/** Software Interrupt handler.	256	/** Software Interrupt handler.
257	*	257	*
258	* Dispatches the syscall.	258	* Dispatches the syscall.
259	*/	259	*/
260	static void swi_exception(int exc_no, istate_t *istate)	260	static void swi_exception(int exc_no, istate_t *istate)
261	{	261	{
-		262	/*
262	dprintf("SYSCALL: r0-r4: %x, %x, %x, %x, %x; pc: %x\n", istate->r0,	263	dprintf("SYSCALL: r0-r4: %x, %x, %x, %x, %x; pc: %x\n", istate->r0,
263	istate->r1, istate->r2, istate->r3, istate->r4, istate->pc);	264	istate->r1, istate->r2, istate->r3, istate->r4, istate->pc);
-		265	*/
264		266
265	istate->r0 = syscall_handler(	267	istate->r0 = syscall_handler(
266	istate->r0,	268	istate->r0,
267	istate->r1,	269	istate->r1,
268	istate->r2,	270	istate->r2,
269	istate->r3,	271	istate->r3,
270	istate->r4);	272	istate->r4);
271	}	273	}
272		274
273		275
274	/** Interrupt Exception handler.	276	/** Interrupt Exception handler.
275	*	277	*
276	* Determines the sources of interrupt, and calls their handlers.	278	* Determines the sources of interrupt, and calls their handlers.
277	*/	279	*/
278	static void irq_exception(int exc_no, istate_t *istate)	280	static void irq_exception(int exc_no, istate_t *istate)
279	{	281	{
280	machine_irq_exception(exc_no, istate);	282	machine_irq_exception(exc_no, istate);
281	}	283	}
282		284
283		285
284	/** Fills exception vectors with appropriate exception handlers. */	286	/** Fills exception vectors with appropriate exception handlers. */
285	void install_exception_handlers(void)	287	void install_exception_handlers(void)
286	{	288	{
287	install_handler((unsigned)reset_exception_entry,	289	install_handler((unsigned)reset_exception_entry,
288	(unsigned*)EXC_RESET_VEC);	290	(unsigned*)EXC_RESET_VEC);
289		291
290	install_handler((unsigned)undef_instr_exception_entry,	292	install_handler((unsigned)undef_instr_exception_entry,
291	(unsigned*)EXC_UNDEF_INSTR_VEC);	293	(unsigned*)EXC_UNDEF_INSTR_VEC);
292		294
293	install_handler((unsigned)swi_exception_entry,	295	install_handler((unsigned)swi_exception_entry,
294	(unsigned*)EXC_SWI_VEC);	296	(unsigned*)EXC_SWI_VEC);
295		297
296	install_handler((unsigned)prefetch_abort_exception_entry,	298	install_handler((unsigned)prefetch_abort_exception_entry,
297	(unsigned*)EXC_PREFETCH_ABORT_VEC);	299	(unsigned*)EXC_PREFETCH_ABORT_VEC);
298		300
299	install_handler((unsigned)data_abort_exception_entry,	301	install_handler((unsigned)data_abort_exception_entry,
300	(unsigned*)EXC_DATA_ABORT_VEC);	302	(unsigned*)EXC_DATA_ABORT_VEC);
301		303
302	install_handler((unsigned)irq_exception_entry,	304	install_handler((unsigned)irq_exception_entry,
303	(unsigned*)EXC_IRQ_VEC);	305	(unsigned*)EXC_IRQ_VEC);
304		306
305	install_handler((unsigned)fiq_exception_entry,	307	install_handler((unsigned)fiq_exception_entry,
306	(unsigned*)EXC_FIQ_VEC);	308	(unsigned*)EXC_FIQ_VEC);
307	}	309	}
308		310
309		311
310	#ifdef HIGH_EXCEPTION_VECTORS	312	#ifdef HIGH_EXCEPTION_VECTORS
311	/** Activates use of high exception vectors addresses. */	313	/** Activates use of high exception vectors addresses. */
312	static void high_vectors()	314	static void high_vectors()
313	{	315	{
314	uint32_t control_reg;	316	uint32_t control_reg;
315		317
316	asm volatile( "mrc p15, 0, %0, c1, c1": "=r" (control_reg));	318	asm volatile( "mrc p15, 0, %0, c1, c1": "=r" (control_reg));
317		319
318	//switch on the high vectors bit	320	//switch on the high vectors bit
319	control_reg \|= CP15_R1_HIGH_VECTORS_BIT;	321	control_reg \|= CP15_R1_HIGH_VECTORS_BIT;
320		322
321	asm volatile( "mcr p15, 0, %0, c1, c1" : : "r" (control_reg));	323	asm volatile( "mcr p15, 0, %0, c1, c1" : : "r" (control_reg));
322	}	324	}
323	#endif	325	#endif
324		326
325		327
326	/** Initializes exception handling.	328	/** Initializes exception handling.
327	*	329	*
328	* Installs low-level exception handlers and then registers	330	* Installs low-level exception handlers and then registers
329	* exceptions and their handlers to kernel exception dispatcher.	331	* exceptions and their handlers to kernel exception dispatcher.
330	*/	332	*/
331	void exception_init(void)	333	void exception_init(void)
332	{	334	{
333	#ifdef HIGH_EXCEPTION_VECTORS	335	#ifdef HIGH_EXCEPTION_VECTORS
334	high_vectors();	336	high_vectors();
335	#endif	337	#endif
336	install_exception_handlers();	338	install_exception_handlers();
337		339
338	exc_register(EXC_IRQ, "interrupt", (iroutine) irq_exception);	340	exc_register(EXC_IRQ, "interrupt", (iroutine) irq_exception);
339	exc_register(EXC_PREFETCH_ABORT, "prefetch abort", (iroutine) prefetch_abort);	341	exc_register(EXC_PREFETCH_ABORT, "prefetch abort", (iroutine) prefetch_abort);
340	exc_register(EXC_DATA_ABORT, "data abort", (iroutine) data_abort);	342	exc_register(EXC_DATA_ABORT, "data abort", (iroutine) data_abort);
341	exc_register(EXC_SWI, "software interrupt", (iroutine) swi_exception);	343	exc_register(EXC_SWI, "software interrupt", (iroutine) swi_exception);
342	/* TODO add next */	344	/* TODO add next */
343	}	345	}
344		346
345		347
346	/** Sets stack pointers in all supported exception modes. */	348	/** Sets stack pointers in all supported exception modes. */
347	void setup_exception_stacks()	349	void setup_exception_stacks()
348	{	350	{
349	/* switch to particular mode and set "r13" there */	351	/* switch to particular mode and set "r13" there */
350		352
351	uint32_t cspr = current_status_reg_read();	353	uint32_t cspr = current_status_reg_read();
352		354
353	/* IRQ stack */	355	/* IRQ stack */
354	current_status_reg_control_write(	356	current_status_reg_control_write(
355	(cspr & ~STATUS_REG_MODE_MASK) \| IRQ_MODE	357	(cspr & ~STATUS_REG_MODE_MASK) \| IRQ_MODE
356	);	358	);
357	asm("ldr r13, =exc_stack");	359	asm("ldr r13, =exc_stack");
358		360
359	/* abort stack */	361	/* abort stack */
360	current_status_reg_control_write(	362	current_status_reg_control_write(
361	(cspr & ~STATUS_REG_MODE_MASK) \| ABORT_MODE	363	(cspr & ~STATUS_REG_MODE_MASK) \| ABORT_MODE
362	);	364	);
363	asm("ldr r13, =exc_stack");	365	asm("ldr r13, =exc_stack");
364		366
365	/* TODO if you want to test other exceptions than IRQ,	367	/* TODO if you want to test other exceptions than IRQ,
366	make stack analogous to irq_stack (in start.S),	368	make stack analogous to irq_stack (in start.S),
367	and then set stack pointer here */	369	and then set stack pointer here */
368		370
369	current_status_reg_control_write(cspr);	371	current_status_reg_control_write(cspr);
370	}	372	}
371		373
372		374
373	/** Prints #istate_t structure content.	375	/** Prints #istate_t structure content.
374	*	376	*
375	* @param istate Structure to be printed.	377	* @param istate Structure to be printed.
376	*/	378	*/
377	void print_istate(istate_t *istate)	379	void print_istate(istate_t *istate)
378	{	380	{
379	dprintf("istate dump:\n");	381	dprintf("istate dump:\n");
380		382
381	dprintf(" r0: %x r1: %x r2: %x r3: %x\n",	383	dprintf(" r0: %x r1: %x r2: %x r3: %x\n",
382	istate->r0, istate->r1, istate->r2, istate->r3);	384	istate->r0, istate->r1, istate->r2, istate->r3);
383	dprintf(" r4: %x r5: %x r6: %x r7: %x\n",	385	dprintf(" r4: %x r5: %x r6: %x r7: %x\n",
384	istate->r4, istate->r5, istate->r6, istate->r7);	386	istate->r4, istate->r5, istate->r6, istate->r7);
385	dprintf(" r8: %x r8: %x r10: %x r11: %x\n",	387	dprintf(" r8: %x r8: %x r10: %x r11: %x\n",
386	istate->r8, istate->r9, istate->r10, istate->r11);	388	istate->r8, istate->r9, istate->r10, istate->r11);
387	dprintf(" r12: %x sp: %x lr: %x spsr: %x\n",	389	dprintf(" r12: %x sp: %x lr: %x spsr: %x\n",
388	istate->r12, istate->sp, istate->lr, istate->spsr);	390	istate->r12, istate->sp, istate->lr, istate->spsr);
389		391
390	dprintf(" pc: %x\n", istate->pc);	392	dprintf(" pc: %x\n", istate->pc);
391	}	393	}
392		394
393		395
394	/** @}	396	/** @}
395	*/	397	*/
396		398

Subversion Repositories HelenOS

(root)/branches/arm/kernel/arch/arm32/src/exception.c/ – Rev 2329 → 2341