Rev 1381 | Rev 1479 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1381 | Rev 1478 | ||
---|---|---|---|
1 | # |
1 | # |
2 | # Copyright (C) 2006 Martin Decky |
2 | # Copyright (C) 2006 Martin Decky |
3 | # All rights reserved. |
3 | # All rights reserved. |
4 | # |
4 | # |
5 | # Redistribution and use in source and binary forms, with or without |
5 | # Redistribution and use in source and binary forms, with or without |
6 | # modification, are permitted provided that the following conditions |
6 | # modification, are permitted provided that the following conditions |
7 | # are met: |
7 | # are met: |
8 | # |
8 | # |
9 | # - Redistributions of source code must retain the above copyright |
9 | # - Redistributions of source code must retain the above copyright |
10 | # notice, this list of conditions and the following disclaimer. |
10 | # notice, this list of conditions and the following disclaimer. |
11 | # - Redistributions in binary form must reproduce the above copyright |
11 | # - Redistributions in binary form must reproduce the above copyright |
12 | # notice, this list of conditions and the following disclaimer in the |
12 | # notice, this list of conditions and the following disclaimer in the |
13 | # documentation and/or other materials provided with the distribution. |
13 | # documentation and/or other materials provided with the distribution. |
14 | # - The name of the author may not be used to endorse or promote products |
14 | # - The name of the author may not be used to endorse or promote products |
15 | # derived from this software without specific prior written permission. |
15 | # derived from this software without specific prior written permission. |
16 | # |
16 | # |
17 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | # |
27 | # |
28 | 28 | ||
29 | #include "asm.h" |
29 | #include "asm.h" |
30 | #include "regname.h" |
30 | #include "regname.h" |
- | 31 | #include "debug.inc" |
|
31 | 32 | ||
32 | .text |
33 | .text |
33 | 34 | ||
34 | .global halt |
35 | .global halt |
35 | .global memcpy |
36 | .global memcpy |
36 | .global jump_to_kernel |
37 | .global jump_to_kernel |
37 | 38 | ||
38 | halt: |
39 | halt: |
39 | b halt |
40 | b halt |
40 | 41 | ||
41 | memcpy: |
42 | memcpy: |
42 | srwi. r7, r5, 3 |
43 | srwi. r7, r5, 3 |
43 | addi r6, r3, -4 |
44 | addi r6, r3, -4 |
44 | addi r4, r4, -4 |
45 | addi r4, r4, -4 |
45 | beq 2f |
46 | beq 2f |
46 | 47 | ||
47 | andi. r0, r6, 3 |
48 | andi. r0, r6, 3 |
48 | mtctr r7 |
49 | mtctr r7 |
49 | bne 5f |
50 | bne 5f |
50 | 51 | ||
51 | 1: |
52 | 1: |
52 | 53 | ||
53 | lwz r7, 4(r4) |
54 | lwz r7, 4(r4) |
54 | lwzu r8, 8(r4) |
55 | lwzu r8, 8(r4) |
55 | stw r7, 4(r6) |
56 | stw r7, 4(r6) |
56 | stwu r8, 8(r6) |
57 | stwu r8, 8(r6) |
57 | bdnz 1b |
58 | bdnz 1b |
58 | 59 | ||
59 | andi. r5, r5, 7 |
60 | andi. r5, r5, 7 |
60 | 61 | ||
61 | 2: |
62 | 2: |
62 | 63 | ||
63 | cmplwi 0, r5, 4 |
64 | cmplwi 0, r5, 4 |
64 | blt 3f |
65 | blt 3f |
65 | 66 | ||
66 | lwzu r0, 4(r4) |
67 | lwzu r0, 4(r4) |
67 | addi r5, r5, -4 |
68 | addi r5, r5, -4 |
68 | stwu r0, 4(r6) |
69 | stwu r0, 4(r6) |
69 | 70 | ||
70 | 3: |
71 | 3: |
71 | 72 | ||
72 | cmpwi 0, r5, 0 |
73 | cmpwi 0, r5, 0 |
73 | beqlr |
74 | beqlr |
74 | mtctr r5 |
75 | mtctr r5 |
75 | addi r4, r4, 3 |
76 | addi r4, r4, 3 |
76 | addi r6, r6, 3 |
77 | addi r6, r6, 3 |
77 | 78 | ||
78 | 4: |
79 | 4: |
79 | 80 | ||
80 | lbzu r0, 1(r4) |
81 | lbzu r0, 1(r4) |
81 | stbu r0, 1(r6) |
82 | stbu r0, 1(r6) |
82 | bdnz 4b |
83 | bdnz 4b |
83 | blr |
84 | blr |
84 | 85 | ||
85 | 5: |
86 | 5: |
86 | 87 | ||
87 | subfic r0, r0, 4 |
88 | subfic r0, r0, 4 |
88 | mtctr r0 |
89 | mtctr r0 |
89 | 90 | ||
90 | 6: |
91 | 6: |
91 | 92 | ||
92 | lbz r7, 4(r4) |
93 | lbz r7, 4(r4) |
93 | addi r4, r4, 1 |
94 | addi r4, r4, 1 |
94 | stb r7, 4(r6) |
95 | stb r7, 4(r6) |
95 | addi r6, r6, 1 |
96 | addi r6, r6, 1 |
96 | bdnz 6b |
97 | bdnz 6b |
97 | subf r5, r0, r5 |
98 | subf r5, r0, r5 |
98 | rlwinm. r7, r5, 32-3, 3, 31 |
99 | rlwinm. r7, r5, 32-3, 3, 31 |
99 | beq 2b |
100 | beq 2b |
100 | mtctr r7 |
101 | mtctr r7 |
101 | b 1b |
102 | b 1b |
102 | 103 | ||
103 | 104 | ||
104 | jump_to_kernel: |
105 | jump_to_kernel: |
105 | 106 | ||
106 | # r3 = bootinfo (pa) |
107 | # r3 = bootinfo (pa) |
107 | # r4 = bootinfo_size |
108 | # r4 = bootinfo_size |
108 | # r5 = trans (pa) |
109 | # r5 = trans (pa) |
109 | # r6 = bytes to copy |
110 | # r6 = bytes to copy |
110 | # r7 = real_mode (pa) |
111 | # r7 = real_mode (pa) |
- | 112 | # r8 = framebuffer (pa) |
|
- | 113 | # r9 = scanline |
|
111 | 114 | ||
112 | # disable interrupts |
115 | # disable interrupts |
113 | 116 | ||
114 | mfmsr r31 |
117 | mfmsr r31 |
115 | rlwinm r31, r31, 0, 17, 15 |
118 | rlwinm r31, r31, 0, 17, 15 |
116 | mtmsr r31 |
119 | mtmsr r31 |
117 | 120 | ||
118 | # set real_mode meeting point address |
121 | # set real_mode meeting point address |
119 | 122 | ||
120 | mtspr srr0, r7 |
123 | mtspr srr0, r7 |
121 | 124 | ||
122 | # jumps to real_mode |
125 | # jumps to real_mode |
123 | 126 | ||
124 | mfmsr r31 |
127 | mfmsr r31 |
125 | lis r30, ~0@h |
128 | lis r30, ~0@h |
126 | ori r30, r30, ~(msr_ir | msr_dr)@l |
129 | ori r30, r30, ~(msr_ir | msr_dr | msr_ee)@l |
127 | and r31, r31, r30 |
130 | and r31, r31, r30 |
128 | mtspr srr1, r31 |
131 | mtspr srr1, r31 |
129 | 132 | ||
130 | sync |
133 | sync |
131 | isync |
134 | isync |
132 | rfi |
135 | rfi |
133 | 136 | ||
134 | .section REALMODE, "ax" |
137 | .section REALMODE, "ax" |
135 | .align PAGE_WIDTH |
138 | .align PAGE_WIDTH |
136 | .global real_mode |
139 | .global real_mode |
137 | 140 | ||
138 | real_mode: |
141 | real_mode: |
139 | 142 | ||
- | 143 | DEBUG_real_mode |
|
- | 144 | ||
140 | # copy kernel to proper location |
145 | # copy kernel to proper location |
141 | # |
146 | # |
142 | # r5 = trans (pa) |
147 | # r5 = trans (pa) |
143 | # r6 = bytes to copy |
148 | # r6 = bytes to copy |
- | 149 | # r8 = framebuffer (pa) |
|
- | 150 | # r9 = scanline |
|
144 | 151 | ||
145 | li r31, PAGE_SIZE >> 2 |
152 | li r31, PAGE_SIZE >> 2 |
146 | li r30, 0 |
153 | li r30, 0 |
147 | 154 | ||
148 | page_copy: |
155 | page_copy: |
149 | 156 | ||
150 | cmpwi r6, 0 |
157 | cmpwi r6, 0 |
151 | beq copy_end |
158 | beq copy_end |
152 | 159 | ||
153 | # copy page |
160 | # copy page |
154 | 161 | ||
155 | mtctr r31 |
162 | mtctr r31 |
156 | lwz r29, 0(r5) |
163 | lwz r29, 0(r5) |
157 | 164 | ||
158 | copy_loop: |
165 | copy_loop: |
159 | 166 | ||
160 | lwz r28, 0(r29) |
167 | lwz r28, 0(r29) |
161 | stw r28, 0(r30) |
168 | stw r28, 0(r30) |
162 | 169 | ||
163 | addi r29, r29, 4 |
170 | addi r29, r29, 4 |
164 | addi r30, r30, 4 |
171 | addi r30, r30, 4 |
165 | subi r6, r6, 4 |
172 | subi r6, r6, 4 |
166 | 173 | ||
167 | cmpwi r6, 0 |
174 | cmpwi r6, 0 |
168 | beq copy_end |
175 | beq copy_end |
169 | 176 | ||
170 | bdnz copy_loop |
177 | bdnz copy_loop |
171 | 178 | ||
172 | addi r5, r5, 4 |
179 | addi r5, r5, 4 |
173 | b page_copy |
180 | b page_copy |
174 | 181 | ||
175 | copy_end: |
182 | copy_end: |
176 | 183 | ||
177 | # initially fill segment registers |
184 | # initially fill segment registers |
178 | 185 | ||
179 | li r31, 16 |
186 | li r31, 16 |
180 | mtctr r31 |
187 | mtctr r31 |
181 | li r31, 0 |
188 | li r31, 0 |
182 | li r30, 0x2000 |
189 | li r30, 0x2000 |
183 | 190 | ||
184 | seg_fill: |
191 | seg_fill: |
185 | 192 | ||
186 | mtsrin r30, r31 |
193 | mtsrin r30, r31 |
187 | addi r30, r30, 0x111 |
194 | addi r30, r30, 0x111 |
188 | addis r31, r31, 0x1000 # move to next SR |
195 | addis r31, r31, 0x1000 # move to next SR |
189 | 196 | ||
190 | bdnz seg_fill |
197 | bdnz seg_fill |
191 | 198 | ||
192 | # invalidate block address translation registers |
199 | # invalidate block address translation registers |
193 | 200 | ||
194 | li r30, 0 |
201 | li r30, 0 |
195 | 202 | ||
196 | mtspr ibat0u, r30 |
203 | mtspr ibat0u, r30 |
197 | mtspr ibat0l, r30 |
204 | mtspr ibat0l, r30 |
198 | 205 | ||
199 | mtspr ibat1u, r30 |
206 | mtspr ibat1u, r30 |
200 | mtspr ibat1l, r30 |
207 | mtspr ibat1l, r30 |
201 | 208 | ||
202 | mtspr ibat2u, r30 |
209 | mtspr ibat2u, r30 |
203 | mtspr ibat2l, r30 |
210 | mtspr ibat2l, r30 |
204 | 211 | ||
205 | mtspr ibat3u, r30 |
212 | mtspr ibat3u, r30 |
206 | mtspr ibat3l, r30 |
213 | mtspr ibat3l, r30 |
207 | 214 | ||
208 | mtspr dbat0u, r30 |
215 | mtspr dbat0u, r30 |
209 | mtspr dbat0l, r30 |
216 | mtspr dbat0l, r30 |
210 | 217 | ||
211 | mtspr dbat1u, r30 |
218 | mtspr dbat1u, r30 |
212 | mtspr dbat1l, r30 |
219 | mtspr dbat1l, r30 |
213 | 220 | ||
214 | mtspr dbat2u, r30 |
221 | mtspr dbat2u, r30 |
215 | mtspr dbat2l, r30 |
222 | mtspr dbat2l, r30 |
216 | 223 | ||
217 | mtspr dbat3u, r30 |
224 | mtspr dbat3u, r30 |
218 | mtspr dbat3l, r30 |
225 | mtspr dbat3l, r30 |
219 | 226 | ||
220 | # create identity mapping |
227 | # create identity mapping |
221 | 228 | ||
222 | # FIXME: map exactly the size of RAM |
229 | # FIXME: map exactly the size of RAM |
223 | 230 | ||
224 | lis r31, 0x8000 |
231 | lis r31, 0x8000 |
225 | ori r31, r31, 0x0ffe |
232 | ori r31, r31, 0x0ffe |
226 | 233 | ||
227 | lis r30, 0x0000 |
234 | lis r30, 0x0000 |
228 | ori r30, r30, 0x0002 |
235 | ori r30, r30, 0x0002 |
229 | 236 | ||
230 | mtspr ibat0u, r31 |
237 | mtspr ibat0u, r31 |
231 | mtspr ibat0l, r30 |
238 | mtspr ibat0l, r30 |
232 | 239 | ||
233 | mtspr dbat0u, r31 |
240 | mtspr dbat0u, r31 |
234 | mtspr dbat0l, r30 |
241 | mtspr dbat0l, r30 |
235 | 242 | ||
236 | tlbia |
243 | tlbia |
237 | tlbsync |
244 | tlbsync |
238 | 245 | ||
239 | # start the kernel |
246 | # start the kernel |
240 | # |
247 | # |
241 | # r3 = bootinfo (pa) |
248 | # r3 = bootinfo (pa) |
242 | 249 | ||
243 | lis r31, KERNEL_START_ADDR@ha |
250 | lis r31, KERNEL_START_ADDR@ha |
244 | addi r31, r31, KERNEL_START_ADDR@l |
251 | addi r31, r31, KERNEL_START_ADDR@l |
245 | 252 | ||
246 | mtspr srr0, r31 |
253 | mtspr srr0, r31 |
247 | 254 | ||
248 | mfmsr r31 |
255 | mfmsr r31 |
249 | ori r31, r31, (msr_ir | msr_dr)@l |
256 | ori r31, r31, (msr_ir | msr_dr)@l |
250 | mtspr srr1, r31 |
257 | mtspr srr1, r31 |
251 | 258 | ||
252 | sync |
259 | sync |
253 | isync |
260 | isync |
- | 261 | ||
- | 262 | DEBUG_rfi |
|
254 | rfi |
263 | rfi |
255 | 264 | ||
256 | .align PAGE_WIDTH |
265 | .align PAGE_WIDTH |
257 | .global trans |
266 | .global trans |
258 | trans: |
267 | trans: |
259 | .space (TRANS_SIZE * TRANS_ITEM_SIZE) |
268 | .space (TRANS_SIZE * TRANS_ITEM_SIZE) |
260 | 269 |