Rev 68 | Go to most recent revision | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 68 | Rev 124 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (C) 2001-2004 Jakub Jermar |
2 | * Copyright (C) 2001-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | #include <arch/interrupt.h> |
29 | #include <arch/interrupt.h> |
30 | #include <arch/types.h> |
30 | #include <arch/types.h> |
31 | #include <arch.h> |
31 | #include <arch.h> |
32 | #include <arch/cp0.h> |
32 | #include <arch/cp0.h> |
33 | #include <time/clock.h> |
33 | #include <time/clock.h> |
34 | #include <panic.h> |
34 | #include <panic.h> |
35 | 35 | ||
36 | pri_t cpu_priority_high(void) |
36 | pri_t cpu_priority_high(void) |
37 | { |
37 | { |
38 | pri_t pri = (pri_t) cp0_status_read(); |
38 | pri_t pri = (pri_t) cp0_status_read(); |
39 | cp0_status_write(pri & ~cp0_status_ie_enabled_bit); |
39 | cp0_status_write(pri & ~cp0_status_ie_enabled_bit); |
40 | return pri; |
40 | return pri; |
41 | } |
41 | } |
42 | 42 | ||
43 | pri_t cpu_priority_low(void) |
43 | pri_t cpu_priority_low(void) |
44 | { |
44 | { |
45 | pri_t pri = (pri_t) cp0_status_read(); |
45 | pri_t pri = (pri_t) cp0_status_read(); |
46 | cp0_status_write(pri | cp0_status_ie_enabled_bit); |
46 | cp0_status_write(pri | cp0_status_ie_enabled_bit); |
47 | return pri; |
47 | return pri; |
48 | } |
48 | } |
49 | 49 | ||
50 | void cpu_priority_restore(pri_t pri) |
50 | void cpu_priority_restore(pri_t pri) |
51 | { |
51 | { |
52 | cp0_status_write(cp0_status_read() | (pri & cp0_status_ie_enabled_bit)); |
52 | cp0_status_write(cp0_status_read() | (pri & cp0_status_ie_enabled_bit)); |
53 | } |
53 | } |
54 | 54 | ||
55 | pri_t cpu_priority_read(void) |
55 | pri_t cpu_priority_read(void) |
56 | { |
56 | { |
57 | return cp0_status_read(); |
57 | return cp0_status_read(); |
58 | } |
58 | } |
59 | 59 | ||
60 | 60 | ||
61 | void interrupt(void) |
61 | void interrupt(void) |
62 | { |
62 | { |
63 | __u32 cause; |
63 | __u32 cause; |
64 | int i; |
64 | int i; |
65 | 65 | ||
66 | /* decode interrupt number and process the interrupt */ |
66 | /* decode interrupt number and process the interrupt */ |
67 | cause = (cp0_cause_read()>>8)&0xff; |
67 | cause = (cp0_cause_read() >> 8) &0xff; |
68 | 68 | ||
69 | for (i=0; i<8; i++) { |
69 | for (i = 0; i < 8; i++) { |
70 | if (cause & (1<<i)) { |
70 | if (cause & (1 << i)) { |
71 | switch (i) { |
71 | switch (i) { |
- | 72 | case 0: /* SW0 - Software interrupt 0 */ |
|
- | 73 | cp0_cause_write(cause & ~(1 << 8)); /* clear SW0 interrupt */ |
|
72 | case 0x0: |
74 | break; |
- | 75 | case 1: /* SW1 - Software interrupt 1 */ |
|
- | 76 | cp0_cause_write(cause & ~(1 << 9)); /* clear SW1 interrupt */ |
|
73 | case 0x1: |
77 | break; |
74 | case 0x2: |
78 | case 2: /* IRQ0 */ |
- | 79 | case 3: /* IRQ1 */ |
|
75 | case 0x3: |
80 | case 4: /* IRQ2 */ |
76 | case 0x4: |
81 | case 5: /* IRQ3 */ |
77 | case 0x5: |
82 | case 6: /* IRQ4 */ |
78 | case 0x6: panic("unhandled interrupt %d\n", i); break; |
83 | panic("unhandled interrupt %d\n", i); |
- | 84 | break; |
|
79 | case 0x7: |
85 | case 7: /* Timer Interrupt */ |
80 | /* clear timer interrupt */ |
86 | cp0_compare_write(cp0_compare_value); /* clear timer interrupt */ |
81 | cp0_compare_write(cp0_compare_value); |
- | |
82 | /* start counting over again */ |
87 | /* start counting over again */ |
83 | cp0_count_write(0); |
88 | cp0_count_write(0); |
84 | clock(); |
89 | clock(); |
85 | break; |
90 | break; |
86 | } |
91 | } |
87 | } |
92 | } |
88 | } |
93 | } |
89 | 94 | ||
90 | } |
95 | } |
91 | 96 |