Subversion Repositories HelenOS

Compare Revisions

Ignore whitespace Rev 3834 → Rev 3835

/branches/sparc/kernel/arch/sparc64/include/sun4v/arch.h
0,0 → 1,57
/*
* Copyright (c) 2009 Pavel Rimsky
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* - Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* - Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* - The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
 
/** @addtogroup sparc64
* @{
*/
/**
* @file
* @brief Various sun4v-specific macros.
*/
 
#ifndef KERN_sparc64_sun4v_ARCH_H_
#define KERN_sparc64_sun4v_ARCH_H_
 
/* scratch pad registers ASI */
#define ASI_SCRATCHPAD 0x20
 
/*
* Assignment of scratchpad register virtual addresses. The same convention is
* used by both Linux and Solaris.
*/
 
/* register where the address of the MMU fault status area will be stored */
#define SCRATCHPAD_MMU_FSA 0x00
 
/* register where the CPUID will be stored */
#define SCRATCHPAD_CPUID 0x08
 
#endif
 
/** @}
*/
/branches/sparc/kernel/arch/sparc64/include/trap/sun4v/mmu.h
40,6 → 40,8
 
#include <arch/stack.h>
#include <arch/sun4v/regdef.h>
#include <arch/sun4v/arch.h>
#include <arch/sun4v/hypercall.h>
#include <arch/mm/sun4v/tlb.h>
#include <arch/mm/sun4v/mmu.h>
#include <arch/mm/sun4v/tte.h>
57,23 → 59,52
 
#ifdef __ASM__
 
/* MMU fault status area data fault offset */
#define FSA_DFA_OFFSET 0x48
 
/* MMU fault status area data context */
#define FSA_DFC_OFFSET 0x50
 
/* offset of the target address within the TTE Data entry */
#define TTE_DATA_TADDR_OFFSET 13
 
.macro FAST_INSTRUCTION_ACCESS_MMU_MISS_HANDLER
.endm
 
/*
* So far it is here only to process the trap which occurs when the kernel
* needs to access the bootinfo structure, which is placed in the bootloader
* memory (i.e. before address 0x400000).
* Handler of the Fast Data Access MMU Miss trap. If the trap occurred in the kernel
* (context 0), an identity mapping (with displacement) is installed. Otherwise
* a higher level service routine is called.
*
* TODO implement calling the higher level service routine
*/
.macro FAST_DATA_ACCESS_MMU_MISS_HANDLER tl
save %sp, -STACK_WINDOW_SAVE_AREA_SIZE, %sp
set 0x8000, %o0
set 0x0, %o1
setx 0x80000000804087c3, %g1, %o2
set 0x3, %o3
ta 0x83
restore %g0, 0, %g0
retry
 
mov SCRATCHPAD_MMU_FSA, %g1
ldxa [%g1] ASI_SCRATCHPAD, %g1 ! g1 <= RA of MMU fault status area
 
/* service by higher-level routine when context != 0 */
add %g1, FSA_DFC_OFFSET, %g2 ! g2 <= RA of data fault context
ldxa [%g2] ASI_REAL, %g3 ! read the fault context
brnz %g3, 0f
nop
 
/* read the faulting address */
add %g1, FSA_DFA_OFFSET, %g2 ! g2 <= RA of data fault address
ldxa [%g2] ASI_REAL, %g1 ! read the fault address
srlx %g1, TTE_DATA_TADDR_OFFSET, %g1 ! truncate it to page boundary
sllx %g1, TTE_DATA_TADDR_OFFSET, %g1
 
/* exclude page number 0 from installing the identity mapping */
brz %g1, 0f
nop
 
/* installing the identity does not fit into 32 instructions, call a separate routine */
ba install_identity_mapping
nop
 
0: ! TODO - call higher level service routine
 
.endm
 
.macro FAST_DATA_ACCESS_PROTECTION_HANDLER tl
/branches/sparc/kernel/arch/sparc64/include/mm/sun4v/mmu.h
36,6 → 36,8
#ifndef KERN_sparc64_sun4v_MMU_H_
#define KERN_sparc64_sun4v_MMU_H_
 
#define ASI_REAL 0x14
 
#define VA_PRIMARY_CONTEXT_REG 0x8 /**< DMMU primary context registeri VA. */
#define ASI_PRIMARY_CONTEXT_REG 0x21 /**< DMMU primary context register ASI. */
 
/branches/sparc/kernel/arch/sparc64/include/mm/sun4v/tlb.h
36,6 → 36,9
#ifndef KERN_sparc64_sun4v_TLB_H_
#define KERN_sparc64_sun4v_TLB_H_
 
#define MMU_FSA_ALIGNMENT 64
#define MMU_FSA_SIZE 128
 
#ifndef __ASM__
 
#include <arch/mm/sun4v/tte.h>
/branches/sparc/kernel/arch/sparc64/Makefile.inc
111,7 → 111,7
arch/$(ARCH)/src/$(USARCH)/sparc64.c \
arch/$(ARCH)/src/mm/$(USARCH)/tlb.c \
arch/$(ARCH)/src/mm/$(USARCH)/as.c \
arch/$(ARCH)/src/cpu/$(USARCH)/cpu.c
arch/$(ARCH)/src/cpu/$(USARCH)/cpu.c \
 
# specific to machine type
 
128,7 → 128,6
arch/$(ARCH)/src/mm/page.c \
arch/$(ARCH)/src/proc/scheduler.c \
arch/$(ARCH)/src/proc/thread.c \
arch/$(ARCH)/src/trap/mmu.S \
arch/$(ARCH)/src/trap/trap.c \
arch/$(ARCH)/src/trap/exception.c \
arch/$(ARCH)/src/trap/interrupt.c \
143,7 → 142,8
ifeq ($(USARCH),sun4v)
ARCH_SOURCES += \
arch/$(ARCH)/src/drivers/niagara.c \
arch/$(ARCH)/src/sun4v/md.c
arch/$(ARCH)/src/sun4v/md.c \
arch/$(ARCH)/src/trap/sun4v/mmu.S
endif
 
ifeq ($(CONFIG_SMP),y)
/branches/sparc/kernel/arch/sparc64/src/sun4v/start.S
31,6 → 31,8
#include <arch/stack.h>
#include <arch/sun4v/regdef.h>
#include <arch/sun4v/hypercall.h>
#include <arch/sun4v/arch.h>
#include <arch/sun4v/cpu.h>
#include <arch/mm/pagesize.h>
#include <arch/mm/sun4v/tte.h>
#include <arch/mm/sun4v/mmu.h>
191,6 → 193,34
stx %l6, [%l4 + %lo(physmem_base)]
 
/*
* Set CPUID.
*/
__HYPERCALL_FAST(CPU_MYID)
mov SCRATCHPAD_CPUID, %g1
stxa %o1, [%g1] ASI_SCRATCHPAD
 
/*
* Set MMU fault status area for the current CPU.
*/
set mmu_fsas, %o0 ! o0 <= addr. of fault status areas array
add %o0, %l6, %o0 ! kernel address to real address
mulx %o1, MMU_FSA_SIZE, %g1 ! g1 <= offset of current CPU's fault status area
add %g1, %o0, %o0 ! o0 <= FSA of the current CPU
mov SCRATCHPAD_MMU_FSA, %g1
stxa %o0, [%g1] ASI_SCRATCHPAD ! remember MMU fault status area to speed up miss handler
__HYPERCALL_FAST(MMU_FAULT_AREA_CONF)
/*
* Store a template of a TTE Data entry for kernel mappings.
* This template will be used from the kernel MMU miss handler.
*/
!TTE_DATA(0, %l5, %g2, %g3, %g1)
setx TTE_FLAGS | PAGESIZE_8K, %g2, %g1; \
add %g1, %l5, %g1; \
set kernel_8k_tlb_data_template, %g4
stx %g1, [%g4]
 
/*
* So far, we have not touched the stack.
* It is a good idea to set the kernel stack to a known state now.
*/
233,3 → 263,14
.global physmem_base ! copy of the physical memory base address
physmem_base:
.quad 0
 
.global kernel_8k_tlb_data_template
kernel_8k_tlb_data_template:
.quad 0
 
/* MMU fault status areas for all CPUs */
.align MMU_FSA_ALIGNMENT
.global mmu_fsas
mmu_fsas:
!.space (MMU_FSA_SIZE * MAX_NUM_STRANDS)
.space 8192
/branches/sparc/kernel/arch/sparc64/src/trap/mmu.S
File deleted
/branches/sparc/kernel/arch/sparc64/src/trap/sun4v/mmu.S
0,0 → 1,74
#
# Copyright (c) 2006 Jakub Jermar
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#
# - Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# - Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution.
# - The name of the author may not be used to endorse or promote products
# derived from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
 
/**
* @file
* @brief MMU trap handlers that do not fit into the trap table.
*/
 
.register %g2, #scratch
.register %g3, #scratch
 
.text
 
#include <arch/trap/sun4v/mmu.h>
#include <arch/trap/trap_table.h>
#include <arch/sun4v/regdef.h>
 
/*
* Install mapping for the kernel. The mapping obeys this formula:
* virtual address = real address + start of physical memory
*
* The routine expects the following values of registers:
* %g1 virtual address that has caused the miss
*/
.global install_identity_mapping
install_identity_mapping:
 
/* output registers mustn't be clobbered during the hypercall, SAVE is too risky */
mov %o0, %g3
mov %o1, %g4
mov %o2, %g5
mov %o3, %g6
 
/* install mapping for kernel */
mov %g1, %o0
set 0, %o1 ! set context
setx kernel_8k_tlb_data_template, %g1, %g2 ! g2 <= template of TTE Data
ldx [%g2], %g2 ! read the TTE Data template
add %g2, %o0, %o2 ! template + VA = TTE Data entry
set MMU_FLAG_DTLB, %o3 ! map in DTLB only
ta MMU_MAP_ADDR
 
/* restore output registers */
mov %g6, %o3
mov %g5, %o2
mov %g4, %o1
mov %g3, %o0
 
retry
/branches/sparc/kernel/arch/sparc64/src/trap/sun4v/trap_table.S
540,7 → 540,7
nop ! it will be easy to find
 
/* prevent unnecessary CLEANWIN exceptions */
wrpr %g0, WSTATE_OTHER(0) | WSTATE_NORMAL(0), %wstate
wrpr %g0, NWINDOWS - 1, %cleanwin
1:
/*
* Prevent SAVE instruction from causing a spill exception. If the
/branches/sparc/kernel/arch/sparc64/src/mm/sun4v/tlb.c
74,37 → 74,12
};
#endif
 
mmu_fault_status_area_t mmu_fault_status_areas[MAX_NUM_STRANDS]
__attribute__ ((aligned (64)));
 
/*
* Invalidate all non-locked DTLB and ITLB entries.
*/
void tlb_arch_init(void)
{
uint64_t errno;
/*
* Invalidate all non-locked DTLB and ITLB entries.
*/
tlb_invalidate_all();
 
/*
* Set the MMU fault status area for the current CPU.
*/
uint64_t myid;
__hypercall_fast_ret1(0, 0, 0, 0, 0, CPU_MYID, &myid);
errno = __hypercall_fast1(MMU_FAULT_AREA_CONF,
KA2PA(&(mmu_fault_status_areas[myid])));
if (errno != EOK) {
panic("Could not set MMU fault area for CPU %d, errno = %d.\n",
myid, errno);
}
printf("Setting MMU fault area for CPU %d at %x.\n", myid, KA2PA(&(mmu_fault_status_areas[myid])));
#if 0
/*
* Clear both SFSRs.
*/
dtlb_sfsr_write(0);
itlb_sfsr_write(0);
#endif
}
 
/** Insert privileged mapping into DMMU TLB.