Subversion Repositories HelenOS-historic

Rev

Rev 830 | Rev 863 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
570 jermar 1
/*
2
 * Copyright (C) 2005 Jakub Jermar
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
29
#include <arch/mm/tlb.h>
30
#include <mm/tlb.h>
619 jermar 31
#include <arch/mm/frame.h>
32
#include <arch/mm/page.h>
33
#include <arch/mm/mmu.h>
570 jermar 34
#include <print.h>
617 jermar 35
#include <arch/types.h>
36
#include <typedefs.h>
619 jermar 37
#include <config.h>
630 jermar 38
#include <arch/trap/trap.h>
570 jermar 39
 
619 jermar 40
/** Initialize ITLB and DTLB.
41
 *
42
 * The goal of this function is to disable MMU
43
 * so that both TLBs can be purged and new
44
 * kernel 4M locked entry can be installed.
45
 * After TLB is initialized, MMU is enabled
46
 * again.
627 jermar 47
 *
48
 * Switching MMU off imposes the requirement for
49
 * the kernel to run in identity mapped environment.
619 jermar 50
 */
570 jermar 51
void tlb_arch_init(void)
52
{
619 jermar 53
    tlb_tag_access_reg_t tag;
54
    tlb_data_t data;
55
    frame_address_t fr;
56
    page_address_t pg;
57
 
58
    fr.address = config.base;
59
    pg.address = config.base;
646 jermar 60
 
619 jermar 61
    immu_disable();
62
    dmmu_disable();
63
 
64
    /*
846 jermar 65
     * We do identity mapping of 4M-page at 4M.
619 jermar 66
     */
67
    tag.value = 0;
68
    tag.vpn = pg.vpn;
69
 
70
    itlb_tag_access_write(tag.value);
71
    dtlb_tag_access_write(tag.value);
72
 
73
    data.value = 0;
74
    data.v = true;
75
    data.size = PAGESIZE_4M;
76
    data.pfn = fr.pfn;
77
    data.l = true;
78
    data.cp = 1;
79
    data.cv = 1;
80
    data.p = true;
81
    data.w = true;
82
    data.g = true;
83
 
84
    itlb_data_in_write(data.value);
85
    dtlb_data_in_write(data.value);
86
 
627 jermar 87
    /*
88
     * Register window traps can occur before MMU is enabled again.
89
     * This ensures that any such traps will be handled from
90
     * kernel identity mapped trap handler.
91
     */
92
    trap_switch_trap_table();
93
 
619 jermar 94
    tlb_invalidate_all();
95
 
96
    dmmu_enable();
97
    immu_enable();
570 jermar 98
}
99
 
100
/** Print contents of both TLBs. */
101
void tlb_print(void)
102
{
103
    int i;
104
    tlb_data_t d;
105
    tlb_tag_read_reg_t t;
106
 
107
    printf("I-TLB contents:\n");
108
    for (i = 0; i < ITLB_ENTRY_COUNT; i++) {
109
        d.value = itlb_data_access_read(i);
613 jermar 110
        t.value = itlb_tag_read_read(i);
570 jermar 111
 
617 jermar 112
        printf("%d: vpn=%Q, context=%d, v=%d, size=%d, nfo=%d, ie=%d, soft2=%X, diag=%X, pfn=%X, soft=%X, l=%d, cp=%d, cv=%d, e=%d, p=%d, w=%d, g=%d\n",
113
            i, t.vpn, t.context, d.v, d.size, d.nfo, d.ie, d.soft2, d.diag, d.pfn, d.soft, d.l, d.cp, d.cv, d.e, d.p, d.w, d.g);
570 jermar 114
    }
115
 
116
    printf("D-TLB contents:\n");
117
    for (i = 0; i < DTLB_ENTRY_COUNT; i++) {
118
        d.value = dtlb_data_access_read(i);
613 jermar 119
        t.value = dtlb_tag_read_read(i);
570 jermar 120
 
617 jermar 121
        printf("%d: vpn=%Q, context=%d, v=%d, size=%d, nfo=%d, ie=%d, soft2=%X, diag=%X, pfn=%X, soft=%X, l=%d, cp=%d, cv=%d, e=%d, p=%d, w=%d, g=%d\n",
122
            i, t.vpn, t.context, d.v, d.size, d.nfo, d.ie, d.soft2, d.diag, d.pfn, d.soft, d.l, d.cp, d.cv, d.e, d.p, d.w, d.g);
570 jermar 123
    }
124
 
125
}
617 jermar 126
 
127
/** Invalidate all unlocked ITLB and DTLB entries. */
128
void tlb_invalidate_all(void)
129
{
130
    int i;
131
    tlb_data_t d;
132
    tlb_tag_read_reg_t t;
133
 
134
    for (i = 0; i < ITLB_ENTRY_COUNT; i++) {
135
        d.value = itlb_data_access_read(i);
136
        if (!d.l) {
137
            t.value = itlb_tag_read_read(i);
138
            d.v = false;
139
            itlb_tag_access_write(t.value);
140
            itlb_data_access_write(i, d.value);
141
        }
142
    }
143
 
144
    for (i = 0; i < DTLB_ENTRY_COUNT; i++) {
145
        d.value = dtlb_data_access_read(i);
146
        if (!d.l) {
147
            t.value = dtlb_tag_read_read(i);
148
            d.v = false;
149
            dtlb_tag_access_write(t.value);
150
            dtlb_data_access_write(i, d.value);
151
        }
152
    }
153
 
154
}
155
 
156
/** Invalidate all ITLB and DTLB entries that belong to specified ASID (Context).
157
 *
158
 * @param asid Address Space ID.
159
 */
160
void tlb_invalidate_asid(asid_t asid)
161
{
162
    /* TODO: write asid to some Context register and encode the register in second parameter below. */
163
    itlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_NUCLEUS, 0);
164
    dtlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_NUCLEUS, 0);
165
}
166
 
727 jermar 167
/** Invalidate all ITLB and DTLB entries for specified page range in specified address space.
617 jermar 168
 *
169
 * @param asid Address Space ID.
727 jermar 170
 * @param page First page which to sweep out from ITLB and DTLB.
171
 * @param cnt Number of ITLB and DTLB entries to invalidate.
617 jermar 172
 */
727 jermar 173
void tlb_invalidate_pages(asid_t asid, __address page, count_t cnt)
617 jermar 174
{
727 jermar 175
    int i;
176
 
177
    for (i = 0; i < cnt; i++) {
178
        /* TODO: write asid to some Context register and encode the register in second parameter below. */
179
        itlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_NUCLEUS, page + i * PAGE_SIZE);
180
        dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_NUCLEUS, page + i * PAGE_SIZE);
181
    }
617 jermar 182
}