Subversion Repositories HelenOS-historic

Rev

Rev 717 | Rev 958 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
132 vana 1
#
2
# Copyright (C) 2001-2004 Jakub Jermar
3
# All rights reserved.
4
#
5
# Redistribution and use in source and binary forms, with or without
6
# modification, are permitted provided that the following conditions
7
# are met:
8
#
9
# - Redistributions of source code must retain the above copyright
10
#   notice, this list of conditions and the following disclaimer.
11
# - Redistributions in binary form must reproduce the above copyright
12
#   notice, this list of conditions and the following disclaimer in the
13
#   documentation and/or other materials provided with the distribution.
14
# - The name of the author may not be used to endorse or promote products
15
#   derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
 
29
## very low and hardware-level functions
30
 
952 jermar 31
# Mask for interrupts 0 - 31 (bits 0 - 31) where 0 means that int has no error word
137 vana 32
# and 1 means interrupt with error word
132 vana 33
#define ERROR_WORD_INTERRUPT_LIST 0x00027D00
34
 
35
.text
36
 
37
.global paging_on
38
.global enable_l_apic_in_msr
39
.global interrupt_handlers
40
 
41
## Turn paging on
42
#
43
# Enable paging and write-back caching in CR0.
44
#
45
paging_on:
316 jermar 46
	movl %cr0,%edx
47
	orl $(1<<31),%edx		# paging on
48
	andl $~((1<<30)|(1<<29)),%edx	# clear Cache Disable and not Write Though
49
	movl %edx,%cr0
132 vana 50
	jmp 0f
51
0:
52
	ret
53
 
54
 
55
## Enable local APIC
56
#
57
# Enable local APIC in MSR.
58
#
59
enable_l_apic_in_msr:
316 jermar 60
	push %eax
61
 
132 vana 62
	movl $0x1b, %ecx
63
	rdmsr
64
	orl $(1<<11),%eax
65
	orl $(0xfee00000),%eax
66
	wrmsr
316 jermar 67
 
68
	pop %eax
132 vana 69
	ret
70
 
71
 
72
## Declare interrupt handlers
73
#
74
# Declare interrupt handlers for n interrupt
75
# vectors starting at vector i.
76
#
77
# The handlers setup data segment registers
576 palkovsky 78
# and call exc_dispatch().
132 vana 79
#
80
.macro handler i n
81
	push %ebp
82
	movl %esp,%ebp
83
	pusha
84
 
85
	push %ds
86
	push %es
87
 
88
	# we must fill the data segment registers
89
	movw $16,%ax
90
	movw %ax,%ds
91
	movw %ax,%es
92
 
93
	movl $(\i),%edi
94
	pushl %ebp
95
	addl $4,(%esp)
96
	pushl %edi
576 palkovsky 97
	call exc_dispatch
132 vana 98
	addl $8,%esp
99
 
100
	pop %es
101
	pop %ds
102
 
137 vana 103
 
141 vana 104
# CLNT
316 jermar 105
	pushfl
106
	pop %eax
107
	and $0xFFFFBFFF,%eax
108
	push %eax
109
	popfl
141 vana 110
 
111
 
112
 
137 vana 113
# Test if this is interrupt with error word or not
316 jermar 114
	mov $\i,%cl
115
	movl $1,%eax
116
	test $0xe0,%cl
117
	jnz 0f
118
	and $0x1f,%cl
119
	shl %cl,%eax
120
	and $ERROR_WORD_INTERRUPT_LIST,%eax
121
	jz 0f
132 vana 122
 
137 vana 123
 
124
# Return with error word
316 jermar 125
	popa
126
	pop %ebp
127
	add $4,%esp	# Skip error word
128
	iret
132 vana 129
 
130
0:
137 vana 131
# Return with no error word
132 vana 132
	popa
133
	pop %ebp
134
	iret
135
 
136
	.if (\n-\i)-1
137
	handler "(\i+1)",\n
138
	.endif
139
.endm
140
 
141
# keep in sync with pm.h !!!
142
IDT_ITEMS=64
143
interrupt_handlers:
144
h_start:
145
	handler 0 64
146
#	handler 64 128	
147
#	handler 128 192
148
#	handler 192 256
149
h_end:
150
 
151
.data
152
.global interrupt_handler_size
153
 
154
interrupt_handler_size: .long (h_end-h_start)/IDT_ITEMS