Subversion Repositories HelenOS

Rev

Rev 2266 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
1889 jermar 1
/*
2071 jermar 2
 * Copyright (c) 2006 Jakub Jermar
1889 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
29
/** @addtogroup sparc64mm  
30
 * @{
31
 */
32
/** @file
33
 */
34
 
35
#include <arch/mm/tsb.h>
1891 jermar 36
#include <arch/mm/tlb.h>
2141 jermar 37
#include <arch/mm/page.h>
1891 jermar 38
#include <arch/barrier.h>
1889 jermar 39
#include <mm/as.h>
40
#include <arch/types.h>
1891 jermar 41
#include <macros.h>
42
#include <debug.h>
1889 jermar 43
 
2141 jermar 44
#define TSB_INDEX_MASK  ((1 << (21 + 1 + TSB_SIZE - MMU_PAGE_WIDTH)) - 1)
1891 jermar 45
 
1889 jermar 46
/** Invalidate portion of TSB.
47
 *
2048 jermar 48
 * We assume that the address space is already locked. Note that respective
49
 * portions of both TSBs are invalidated at a time.
1889 jermar 50
 *
51
 * @param as Address space.
52
 * @param page First page to invalidate in TSB.
2048 jermar 53
 * @param pages Number of pages to invalidate. Value of (count_t) -1 means the
54
 *  whole TSB.
1889 jermar 55
 */
56
void tsb_invalidate(as_t *as, uintptr_t page, count_t pages)
57
{
1891 jermar 58
    index_t i0, i;
59
    count_t cnt;
60
 
61
    ASSERT(as->arch.itsb && as->arch.dtsb);
62
 
2141 jermar 63
    i0 = (page >> MMU_PAGE_WIDTH) & TSB_INDEX_MASK;
2266 jermar 64
    ASSERT(i0 < ITSB_ENTRY_COUNT && i0 < DTSB_ENTRY_COUNT);
65
 
2161 jermar 66
    if (pages == (count_t) -1 || (pages * 2) > ITSB_ENTRY_COUNT)
67
        cnt = ITSB_ENTRY_COUNT;
68
    else
69
        cnt = pages * 2;
1891 jermar 70
 
71
    for (i = 0; i < cnt; i++) {
2048 jermar 72
        as->arch.itsb[(i0 + i) & (ITSB_ENTRY_COUNT - 1)].tag.invalid =
2141 jermar 73
            true;
2048 jermar 74
        as->arch.dtsb[(i0 + i) & (DTSB_ENTRY_COUNT - 1)].tag.invalid =
2141 jermar 75
            true;
1891 jermar 76
    }
1889 jermar 77
}
78
 
1891 jermar 79
/** Copy software PTE to ITSB.
80
 *
2141 jermar 81
 * @param t     Software PTE.
82
 * @param index Zero if lower 8K-subpage, one if higher 8K subpage.
1891 jermar 83
 */
2141 jermar 84
void itsb_pte_copy(pte_t *t, index_t index)
1891 jermar 85
{
86
    as_t *as;
87
    tsb_entry_t *tsb;
2141 jermar 88
    index_t entry;
2266 jermar 89
 
90
    ASSERT(index <= 1);
1891 jermar 91
 
92
    as = t->as;
2141 jermar 93
    entry = ((t->page >> MMU_PAGE_WIDTH) + index) & TSB_INDEX_MASK;
2266 jermar 94
    ASSERT(entry < ITSB_ENTRY_COUNT);
2141 jermar 95
    tsb = &as->arch.itsb[entry];
1891 jermar 96
 
97
    /*
98
     * We use write barriers to make sure that the TSB load
99
     * won't use inconsistent data or that the fault will
100
     * be repeated.
101
     */
102
 
1960 jermar 103
    tsb->tag.invalid = true;    /* invalidate the entry
104
                     * (tag target has this
105
                     * set to 0) */
1891 jermar 106
 
107
    write_barrier();
108
 
109
    tsb->tag.context = as->asid;
2266 jermar 110
    /* the shift is bigger than PAGE_WIDTH, do not bother with index  */
111
    tsb->tag.va_tag = t->page >> VA_TAG_PAGE_SHIFT;
1891 jermar 112
    tsb->data.value = 0;
113
    tsb->data.size = PAGESIZE_8K;
2141 jermar 114
    tsb->data.pfn = (t->frame >> MMU_FRAME_WIDTH) + index;
3672 jermar 115
    tsb->data.cp = t->c;    /* cp as cache in phys.-idxed, c as cacheable */
116
    tsb->data.p = t->k; /* p as privileged, k as kernel */
117
    tsb->data.v = t->p; /* v as valid, p as present */
1891 jermar 118
 
119
    write_barrier();
120
 
1960 jermar 121
    tsb->tag.invalid = false;   /* mark the entry as valid */
1891 jermar 122
}
123
 
124
/** Copy software PTE to DTSB.
125
 *
2141 jermar 126
 * @param t Software PTE.
127
 * @param index Zero if lower 8K-subpage, one if higher 8K-subpage.
128
 * @param ro    If true, the mapping is copied read-only.
1891 jermar 129
 */
2141 jermar 130
void dtsb_pte_copy(pte_t *t, index_t index, bool ro)
1891 jermar 131
{
132
    as_t *as;
133
    tsb_entry_t *tsb;
2141 jermar 134
    index_t entry;
1891 jermar 135
 
2266 jermar 136
    ASSERT(index <= 1);
137
 
1891 jermar 138
    as = t->as;
2141 jermar 139
    entry = ((t->page >> MMU_PAGE_WIDTH) + index) & TSB_INDEX_MASK;
2266 jermar 140
    ASSERT(entry < DTSB_ENTRY_COUNT);
2141 jermar 141
    tsb = &as->arch.dtsb[entry];
1891 jermar 142
 
143
    /*
144
     * We use write barriers to make sure that the TSB load
145
     * won't use inconsistent data or that the fault will
146
     * be repeated.
147
     */
148
 
1960 jermar 149
    tsb->tag.invalid = true;    /* invalidate the entry
150
                     * (tag target has this
151
                     * set to 0) */
1891 jermar 152
 
153
    write_barrier();
154
 
155
    tsb->tag.context = as->asid;
2266 jermar 156
    /* the shift is bigger than PAGE_WIDTH, do not bother with index */
157
    tsb->tag.va_tag = t->page >> VA_TAG_PAGE_SHIFT;
1891 jermar 158
    tsb->data.value = 0;
159
    tsb->data.size = PAGESIZE_8K;
2141 jermar 160
    tsb->data.pfn = (t->frame >> MMU_FRAME_WIDTH) + index;
1891 jermar 161
    tsb->data.cp = t->c;
2009 jermar 162
#ifdef CONFIG_VIRT_IDX_DCACHE
1891 jermar 163
    tsb->data.cv = t->c;
2009 jermar 164
#endif /* CONFIG_VIRT_IDX_DCACHE */
1960 jermar 165
    tsb->data.p = t->k;     /* p as privileged */
1891 jermar 166
    tsb->data.w = ro ? false : t->w;
167
    tsb->data.v = t->p;
168
 
169
    write_barrier();
170
 
2161 jermar 171
    tsb->tag.invalid = false;   /* mark the entry as valid */
1891 jermar 172
}
173
 
1889 jermar 174
/** @}
175
 */
3672 jermar 176