Subversion Repositories HelenOS

Rev

Rev 840 | Rev 870 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
35 jermar 1
#
2
# Copyright (C) 2005 Jakub Jermar
3
# All rights reserved.
4
#
5
# Redistribution and use in source and binary forms, with or without
6
# modification, are permitted provided that the following conditions
7
# are met:
8
#
9
# - Redistributions of source code must retain the above copyright
10
#   notice, this list of conditions and the following disclaimer.
11
# - Redistributions in binary form must reproduce the above copyright
12
#   notice, this list of conditions and the following disclaimer in the
13
#   documentation and/or other materials provided with the distribution.
14
# - The name of the author may not be used to endorse or promote products
15
#   derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
 
869 vana 29
 
473 jermar 30
#include <arch/register.h>
869 vana 31
#include <arch/mm/page.h>
32
#include <arch/mm/asid.h>
33
#include <mm/asid.h>
473 jermar 34
 
869 vana 35
 
36
#define RR_MASK (0xFFFFFFFF00000002)
37
#define RID_SHIFT 8
38
#define PS_SHIFT 2
39
 
40
 
41
#define KERNEL_TRANSLATION_I 0x0010000000000661
42
#define KERNEL_TRANSLATION_D 0x0010000000000661
43
 
44
 
60 jermar 45
.section K_TEXT_START
46
 
35 jermar 47
.global kernel_image_start
48
 
37 jermar 49
stack0:
35 jermar 50
kernel_image_start:
81 jermar 51
	.auto
412 jermar 52
 
869 vana 53
	#Fill TR.i and TR.d and enable paging
54
 
55
	mov r9=rr[r0]
56
	movl r10=(RR_MASK)
57
	and r9=r10,r9
58
	movl r10=((ASID2RID(ASID_KERNEL,VRN_KERNEL)<<RID_SHIFT)|(KERNEL_PAGE_WIDTH<<PS_SHIFT))
59
	or  r9=r10,r9
60
	mov rr[r0]=r9
61
 
62
 
63
 
64
	movl r8=(VRN_KERNEL<<VRN_SHIFT)
65
	mov r9=rr[r8]
66
	movl r10=(RR_MASK)
67
	and r9=r10,r9
68
	movl r10=((ASID2RID(ASID_KERNEL,VRN_KERNEL)<<RID_SHIFT)|(KERNEL_PAGE_WIDTH<<PS_SHIFT))
69
	or  r9=r10,r9
70
	mov rr[r8]=r9
71
 
72
 
73
	movl r8=(VRN_KERNEL<<VRN_SHIFT)
74
	mov cr.ifa=r8
75
	movl r10=(KERNEL_PAGE_WIDTH<<PS_SHIFT)
76
	mov cr.itir=r10
77
	movl r10=(KERNEL_TRANSLATION_I)
78
	itr.i itr[r0]=r10
79
 
80
#	mov cr.ifa=r0
81
#	movl r10=(KERNEL_PAGE_WIDTH<<PS_SHIFT)
82
#	mov cr.itir=r10
83
	movl r10=(KERNEL_TRANSLATION_D)
84
	itr.d dtr[r0]=r10
85
 
86
 
87
 
88
 
89
 
90
 
91
 
81 jermar 92
	# initialize PSR
412 jermar 93
	mov psr.l = r0
94
	srlz.i
95
	srlz.d
869 vana 96
	movl r10=(PSR_DT_MASK|PSR_RT_MASK|PSR_IT_MASK|PSR_IC_MASK)  /*Enable paging*/
97
	mov r9=psr
98
	or r10=r10,r9
99
	mov cr.ipsr=r10
100
	mov cr.ifs=r0
101
#	movl r8=(paging_start+VRN_KERNEL<<VRN_SHIFT)
102
	movl r8=paging_start
103
	mov cr.iip=r8
473 jermar 104
	srlz.d
869 vana 105
	srlz.i
106
.explicit
107
	{rfi;;}
108
	{nop 0;;}
109
	{nop 0;;}
110
	{nop 0;;}
111
	{nop 0;;}
112
	{nop 0;;}
113
	{nop 0;;}
114
	{nop 0;;}
115
	{nop 0;;}
116
	{nop 0;;}
117
	{nop 0;;}
118
	{nop 0;;}
119
	{nop 0;;}
120
	{nop 0;;}
121
	{nop 0;;}
122
	{nop 0;;}
123
	{nop 0;;}
124
 
125
.global paging_start
126
paging_start:
127
 
128
.auto
81 jermar 129
 
473 jermar 130
	# switch to register bank 1
131
	bsw.1
132
 
74 jermar 133
	# initialize register stack
81 jermar 134
	mov ar.rsc = r0
869 vana 135
	movl r8=(VRN_KERNEL<<VRN_SHIFT)
136
	mov ar.bspstore = r8
137
#	mov ar.bspstore = r0
81 jermar 138
	loadrs
36 jermar 139
 
81 jermar 140
	.explicit
74 jermar 141
	# initialize memory stack to some sane value
869 vana 142
#	movl r12 = stack0	;;
143
	movl r12 = stack0	+ (VRN_KERNEL<<VRN_SHIFT);;
144
 
81 jermar 145
	add r12 = - 16, r12	/* allocate a scratch area on the stack */
60 jermar 146
 
74 jermar 147
	# initialize gp (Global Pointer) register
869 vana 148
	movl r1 = _hardcoded_load_address	;;
149
 
150
#	movl r1 = _hardcoded_load_address + (VRN_KERNEL<<VRN_SHIFT) ;;
106 jermar 151
 
74 jermar 152
 
60 jermar 153
	#
154
	# Initialize hardcoded_* variables.
155
	#
106 jermar 156
	movl r14 = _hardcoded_ktext_size
157
	movl r15 = _hardcoded_kdata_size
158
	movl r16 = _hardcoded_load_address
159
	addl r17 = @gprel(hardcoded_ktext_size), gp
160
	addl r18 = @gprel(hardcoded_kdata_size), gp
161
	addl r19 = @gprel(hardcoded_load_address), gp
162
	;;
869 vana 163
	st4 [r17] = r14
164
	st4 [r18] = r15
106 jermar 165
	st8 [r19] = r16
869 vana 166
 
167
 
168
.auto
37 jermar 169
 
869 vana 170
	movl r18=main_bsp 
171
	mov b1=r18
172
	br.call.sptk.many b0=b1
51 jermar 173
 
869 vana 174
#	br.call.sptk.many b0=main_bsp
175
 
36 jermar 176
0:
39 jermar 177
	br 0b