Subversion Repositories HelenOS

Rev

Rev 2726 | Rev 3766 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
35 jermar 1
#
2071 jermar 2
# Copyright (c) 2005 Jakub Jermar
35 jermar 3
# All rights reserved.
4
#
5
# Redistribution and use in source and binary forms, with or without
6
# modification, are permitted provided that the following conditions
7
# are met:
8
#
9
# - Redistributions of source code must retain the above copyright
10
#   notice, this list of conditions and the following disclaimer.
11
# - Redistributions in binary form must reproduce the above copyright
12
#   notice, this list of conditions and the following disclaimer in the
13
#   documentation and/or other materials provided with the distribution.
14
# - The name of the author may not be used to endorse or promote products
15
#   derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
 
473 jermar 29
#include <arch/register.h>
869 vana 30
#include <arch/mm/page.h>
31
#include <arch/mm/asid.h>
32
#include <mm/asid.h>
473 jermar 33
 
869 vana 34
#define RR_MASK (0xFFFFFFFF00000002)
35
#define RID_SHIFT 8
36
#define PS_SHIFT 2
37
 
2726 vana 38
#define KERNEL_TRANSLATION_I  0x0010000000000661
39
#define KERNEL_TRANSLATION_D  0x0010000000000661
40
#define KERNEL_TRANSLATION_VIO 0x0010000000000671
41
#define KERNEL_TRANSLATION_IO 0x00100FFFFC000671 
3578 vana 42
#define KERNEL_TRANSLATION_FW 0x00100000F0000671 
869 vana 43
 
2726 vana 44
 
45
 
923 vana 46
.section K_TEXT_START, "ax"
60 jermar 47
 
35 jermar 48
.global kernel_image_start
49
 
37 jermar 50
stack0:
35 jermar 51
kernel_image_start:
81 jermar 52
	.auto
412 jermar 53
 
3578 vana 54
#identifi self(CPU) in OS structures by ID / EID
55
	mov r9=cr64
56
	mov r10=1
57
	movl r12=0xffffffff
58
	movl r8=cpu_by_id_eid_list
59
	and r8=r8,r12
60
	shr r9=r9,16
61
	add r8=r8,r9
62
	st1 [r8]=r10
63
 
64
 
65
 
2726 vana 66
	mov psr.l = r0
67
	srlz.i
68
	srlz.d
69
 
893 jermar 70
	# Fill TR.i and TR.d using Region Register #VRN_KERNEL
869 vana 71
 
2726 vana 72
 
2110 jermar 73
	movl r8 = (VRN_KERNEL << VRN_SHIFT)
74
	mov r9 = rr[r8]
2726 vana 75
 
76
 
2110 jermar 77
	movl r10 = (RR_MASK)
78
	and r9 = r10, r9
79
	movl r10 = ((RID_KERNEL << RID_SHIFT) | (KERNEL_PAGE_WIDTH << PS_SHIFT))
80
	or  r9 = r10, r9
2726 vana 81
 
82
 
2110 jermar 83
	mov rr[r8] = r9
869 vana 84
 
2726 vana 85
 
86
 
2110 jermar 87
	movl r8 = (VRN_KERNEL << VRN_SHIFT)
88
	mov cr.ifa = r8
2726 vana 89
 
90
 
91
	mov r11 = cr.itir ;;
92
	movl r10 = (KERNEL_PAGE_WIDTH << PS_SHIFT);;
93
	or r10 =r10 , r11  ;;
94
	mov cr.itir = r10;;
95
 
96
 
2110 jermar 97
	movl r10 = (KERNEL_TRANSLATION_I)
98
	itr.i itr[r0] = r10
2726 vana 99
 
100
 
2110 jermar 101
	movl r10 = (KERNEL_TRANSLATION_D)
102
	itr.d dtr[r0] = r10
869 vana 103
 
2726 vana 104
 
105
	movl r7 = 1
106
	movl r8 = (VRN_KERNEL << VRN_SHIFT) | VIO_OFFSET
107
	mov cr.ifa = r8
108
	movl r10 = (KERNEL_TRANSLATION_VIO)
109
	itr.d dtr[r7] = r10
110
 
111
 
112
	mov r11 = cr.itir ;;
113
	movl r10 = ~0xfc;;
114
	and r10 =r10 , r11  ;;
115
	movl r11 = (IO_PAGE_WIDTH << PS_SHIFT);;
116
	or r10 =r10 , r11  ;;
117
	mov cr.itir = r10;;
118
 
119
 
120
	movl r7 = 2
121
	movl r8 = (VRN_KERNEL << VRN_SHIFT) | IO_OFFSET
122
	mov cr.ifa = r8
123
	movl r10 = (KERNEL_TRANSLATION_IO)
124
	itr.d dtr[r7] = r10
125
 
126
 
3578 vana 127
#setup mapping for fimware arrea (also SAPIC)
128
	mov r11 = cr.itir ;;
129
	movl r10 = ~0xfc;;
130
	and r10 =r10 , r11  ;;
131
	movl r11 = (FW_PAGE_WIDTH << PS_SHIFT);;
132
	or r10 =r10 , r11  ;;
133
	mov cr.itir = r10;;
2726 vana 134
 
135
 
3578 vana 136
	movl r7 = 3
137
	movl r8 = (VRN_KERNEL << VRN_SHIFT) | FW_OFFSET
138
	mov cr.ifa = r8
139
	movl r10 = (KERNEL_TRANSLATION_FW)
140
	itr.d dtr[r7] = r10
141
 
142
 
143
 
144
 
145
 
81 jermar 146
	# initialize PSR
2110 jermar 147
	movl r10 = (PSR_DT_MASK | PSR_RT_MASK | PSR_IT_MASK | PSR_IC_MASK)  /* Enable paging */
148
	mov r9 = psr
149
	or r10 = r10, r9
150
	mov cr.ipsr = r10
151
	mov cr.ifs = r0
152
	movl r8 = paging_start
153
	mov cr.iip = r8
473 jermar 154
	srlz.d
869 vana 155
	srlz.i
879 vana 156
 
893 jermar 157
	.explicit
158
	/*
159
	 * Return From Interupt is the only the way to fill upper half word of PSR.
160
	 */
161
	rfi;;
879 vana 162
 
163
.global paging_start
164
paging_start:
893 jermar 165
 
166
	/*
167
	 * Now we are paging.
168
	 */
169
 
473 jermar 170
	# switch to register bank 1
171
	bsw.1
3578 vana 172
 
173
#Am'I BSP or AP
174
	movl r20=bsp_started;;
175
	ld8 r20=[r20];;
176
	cmp.eq p3,p2=r20,r0;;
177
 
473 jermar 178
 
74 jermar 179
	# initialize register stack
81 jermar 180
	mov ar.rsc = r0
2110 jermar 181
	movl r8 = (VRN_KERNEL << VRN_SHIFT) ;;
869 vana 182
	mov ar.bspstore = r8
81 jermar 183
	loadrs
36 jermar 184
 
74 jermar 185
	# initialize memory stack to some sane value
2110 jermar 186
	movl r12 = stack0 ;;
869 vana 187
 
2110 jermar 188
	add r12 = -16, r12	/* allocate a scratch area on the stack */
60 jermar 189
 
74 jermar 190
	# initialize gp (Global Pointer) register
2519 vana 191
	movl r20 = (VRN_KERNEL << VRN_SHIFT);;
192
	or r20 = r20,r1;;
919 jermar 193
	movl r1 = _hardcoded_load_address
2519 vana 194
 
893 jermar 195
	/*
3578 vana 196
	 * Initialize hardcoded_* variables. Do only BSP
893 jermar 197
	 */
3578 vana 198
(p3)	movl r14 = _hardcoded_ktext_size
199
(p3)	movl r15 = _hardcoded_kdata_size
200
(p3)	movl r16 = _hardcoded_load_address ;;
201
(p3)	addl r17 = @gprel(hardcoded_ktext_size), gp
202
(p3)	addl r18 = @gprel(hardcoded_kdata_size), gp
203
(p3)	addl r19 = @gprel(hardcoded_load_address), gp
204
(p3)	addl r21 = @gprel(bootinfo), gp
106 jermar 205
	;;
3578 vana 206
(p3)	st8 [r17] = r14
207
(p3)	st8 [r18] = r15
208
(p3)	st8 [r19] = r16
209
(p3)	st8 [r21] = r20
869 vana 210
 
2110 jermar 211
	ssm (1 << 19) ;; /* Disable f32 - f127 */
212
	srlz.i
213
	srlz.d ;;
1053 vana 214
 
3578 vana 215
(p2)	movl r18 = main_ap ;;
216
(p2)   	mov b1 = r18 ;;
217
(p2)	br.call.sptk.many b0 = b1
218
 
219
#Mark that BSP is on
220
	mov r20=1;;
221
	movl r21=bsp_started;;
222
	st8 [r21]=r20;;
223
 
224
 
1223 jermar 225
	br.call.sptk.many b0 = arch_pre_main
1053 vana 226
 
2110 jermar 227
	movl r18 = main_bsp ;;
228
	mov b1 = r18 ;;
229
	br.call.sptk.many b0 = b1
51 jermar 230
 
1053 vana 231
 
36 jermar 232
0:
39 jermar 233
	br 0b
3578 vana 234
.align 4096
235
 
236
kernel_image_ap_start:
237
	.auto
238
#identifi self(CPU) in OS structures by ID / EID
239
	mov r9=cr64
240
	mov r10=1
241
	movl r12=0xffffffff
242
	movl r8=cpu_by_id_eid_list
243
	and r8=r8,r12
244
	shr r9=r9,16
245
	add r8=r8,r9
246
	st1 [r8]=r10
247
 
248
#wait for wakeup sychro signal (#3 in cpu_by_id_eid_list)
249
kernel_image_ap_start_loop:
250
	movl r11=kernel_image_ap_start_loop
251
	and r11=r11,r12
252
   	mov b1 = r11 
253
 
254
	ld1 r20=[r8];;
255
	movl r21=3;;
256
	cmp.eq p2,p3=r20,r21;;
257
(p3)br.call.sptk.many b0 = b1
258
 
259
	movl r11=kernel_image_start
260
	and r11=r11,r12
261
    mov b1 = r11 
262
	br.call.sptk.many b0 = b1
263
 
264
 
265
.align 16
266
.global bsp_started
267
bsp_started:
268
.space 8
269
 
270
 
271
.align 4096
272
.global cpu_by_id_eid_list
273
cpu_by_id_eid_list:
274
.space 65536
275
 
276