Subversion Repositories HelenOS

Rev

Rev 792 | Rev 819 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
35 jermar 1
/*
747 jermar 2
 * Copyright (C) 2005 - 2006 Jakub Jermar
3
 * Copyright (C) 2006 Jakub Vana
35 jermar 4
 * All rights reserved.
5
 *
6
 * Redistribution and use in source and binary forms, with or without
7
 * modification, are permitted provided that the following conditions
8
 * are met:
9
 *
10
 * - Redistributions of source code must retain the above copyright
11
 *   notice, this list of conditions and the following disclaimer.
12
 * - Redistributions in binary form must reproduce the above copyright
13
 *   notice, this list of conditions and the following disclaimer in the
14
 *   documentation and/or other materials provided with the distribution.
15
 * - The name of the author may not be used to endorse or promote products
16
 *   derived from this software without specific prior written permission.
17
 *
18
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
19
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
20
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
21
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
22
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
23
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
27
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
 */
29
 
30
#ifndef __ia64_PAGE_H__
31
#define __ia64_PAGE_H__
32
 
747 jermar 33
#include <arch/mm/frame.h>
34
#include <genarch/mm/page_ht.h>
749 jermar 35
#include <arch/mm/asid.h>
121 jermar 36
#include <arch/types.h>
747 jermar 37
#include <typedefs.h>
38
#include <debug.h>
35 jermar 39
 
40
#define PAGE_SIZE   FRAME_SIZE
715 vana 41
#define PAGE_WIDTH  FRAME_WIDTH
35 jermar 42
 
537 jermar 43
#define KA2PA(x)    ((__address) (x))
44
#define PA2KA(x)    ((__address) (x))
35 jermar 45
 
756 jermar 46
#define SET_PTL0_ADDRESS_ARCH(x)    /**< To be removed as situation permits. */
120 jermar 47
 
749 jermar 48
#define PPN_SHIFT           12
49
 
748 jermar 50
#define VRN_SHIFT           61
51
#define VRN_MASK            (7LL << VRN_SHIFT)
747 jermar 52
#define VRN_KERNEL          0
53
#define REGION_REGISTERS        8
715 vana 54
 
747 jermar 55
#define VHPT_WIDTH          20          /* 1M */
792 jermar 56
#define VHPT_SIZE           (1 << VHPT_WIDTH)
57
#define VHPT_BASE           0       /* Must be aligned to VHPT_SIZE */
715 vana 58
 
751 jermar 59
#define PTA_BASE_SHIFT          15
60
 
749 jermar 61
/** Memory Attributes. */
62
#define MA_WRITEBACK    0x0
63
#define MA_UNCACHEABLE  0x4
64
 
65
/** Privilege Levels. Only the most and the least privileged ones are ever used. */
66
#define PL_KERNEL   0x0
67
#define PL_USER     0x3
68
 
69
/* Access Rigths. Only certain combinations are used by the kernel. */
70
#define AR_READ     0x0
71
#define AR_EXECUTE  0x1
72
#define AR_WRITE    0x2
73
 
818 vana 74
 
75
#define VA_REGION_INDEX 61
76
 
77
#define VA_REGION(va) (va>>VA_REGION_INDEX)
78
 
79
 
80
 
747 jermar 81
struct vhpt_tag_info {
82
    unsigned long long tag : 63;
83
    unsigned ti : 1;
84
} __attribute__ ((packed));
710 vana 85
 
747 jermar 86
union vhpt_tag {
87
    struct vhpt_tag_info tag_info;
88
    unsigned tag_word;
710 vana 89
};
90
 
747 jermar 91
struct vhpt_entry_present {
710 vana 92
    /* Word 0 */
747 jermar 93
    unsigned p : 1;
94
    unsigned : 1;
95
    unsigned ma : 3;
96
    unsigned a : 1;
97
    unsigned d : 1;
98
    unsigned pl : 2;
99
    unsigned ar : 3;
100
    unsigned long long ppn : 38;
101
    unsigned : 2;
102
    unsigned ed : 1;
103
    unsigned ig1 : 11;
710 vana 104
 
105
    /* Word 1 */
747 jermar 106
    unsigned : 2;
107
    unsigned ps : 6;
108
    unsigned key : 24;
109
    unsigned : 32;
710 vana 110
 
111
    /* Word 2 */
747 jermar 112
    union vhpt_tag tag;
113
 
710 vana 114
    /* Word 3 */                                                   
792 jermar 115
    __u64 ig3 : 64;
747 jermar 116
} __attribute__ ((packed));
710 vana 117
 
747 jermar 118
struct vhpt_entry_not_present {
710 vana 119
    /* Word 0 */
747 jermar 120
    unsigned p : 1;
121
    unsigned long long ig0 : 52;
122
    unsigned ig1 : 11;
710 vana 123
 
124
    /* Word 1 */
747 jermar 125
    unsigned : 2;
126
    unsigned ps : 6;
127
    unsigned long long ig2 : 56;
710 vana 128
 
747 jermar 129
    /* Word 2 */
130
    union vhpt_tag tag;
710 vana 131
 
132
    /* Word 3 */                                                   
792 jermar 133
    __u64 ig3 : 64;
747 jermar 134
} __attribute__ ((packed));
710 vana 135
 
747 jermar 136
typedef union vhpt_entry {
137
    struct vhpt_entry_present present;
138
    struct vhpt_entry_not_present not_present;
749 jermar 139
    __u64 word[4];
792 jermar 140
} vhpt_entry_t;
710 vana 141
 
747 jermar 142
struct region_register_map {
143
    unsigned ve : 1;
144
    unsigned : 1;
145
    unsigned ps : 6;
146
    unsigned rid : 24;
147
    unsigned : 32;
148
} __attribute__ ((packed));
684 jermar 149
 
747 jermar 150
typedef union region_register {
151
    struct region_register_map map;
152
    unsigned long long word;
153
} region_register;
715 vana 154
 
747 jermar 155
struct pta_register_map {
156
    unsigned ve : 1;
157
    unsigned : 1;
158
    unsigned size : 6;
159
    unsigned vf : 1;
160
    unsigned : 6;
161
    unsigned long long base : 49;
162
} __attribute__ ((packed));
163
 
164
typedef union pta_register {
165
    struct pta_register_map map;
166
    __u64 word;
167
} pta_register;
168
 
169
/** Return Translation Hashed Entry Address.
170
 *
171
 * VRN bits are used to read RID (ASID) from one
172
 * of the eight region registers registers.
173
 *
174
 * @param va Virtual address including VRN bits.
175
 *
176
 * @return Address of the head of VHPT collision chain.
177
 */
178
static inline __u64 thash(__u64 va)
715 vana 179
{
747 jermar 180
    __u64 ret;
715 vana 181
 
747 jermar 182
    __asm__ volatile ("thash %0 = %1\n" : "=r" (ret) : "r" (va));
715 vana 183
 
747 jermar 184
    return ret;
185
}
186
 
187
/** Return Translation Hashed Entry Tag.
188
 *
189
 * VRN bits are used to read RID (ASID) from one
190
 * of the eight region registers.
191
 *
192
 * @param va Virtual address including VRN bits.
193
 *
194
 * @return The unique tag for VPN and RID in the collision chain returned by thash().
195
 */
196
static inline __u64 ttag(__u64 va)
715 vana 197
{
747 jermar 198
    __u64 ret;
715 vana 199
 
747 jermar 200
    __asm__ volatile ("ttag %0 = %1\n" : "=r" (ret) : "r" (va));
201
 
202
    return ret;
203
}
204
 
205
/** Read Region Register.
206
 *
207
 * @param i Region register index.
208
 *
209
 * @return Current contents of rr[i].
210
 */
211
static inline __u64 rr_read(index_t i)
715 vana 212
{
747 jermar 213
    __u64 ret;
214
 
748 jermar 215
    ASSERT(i < REGION_REGISTERS);
747 jermar 216
    __asm__ volatile ("mov %0 = rr[%1]\n" : "=r" (ret) : "r" (i));
217
 
218
    return ret;
219
}
715 vana 220
 
221
 
747 jermar 222
/** Write Region Register.
223
 *
224
 * @param i Region register index.
225
 * @param v Value to be written to rr[i].
226
 */
227
static inline void rr_write(index_t i, __u64 v)
715 vana 228
{
748 jermar 229
    ASSERT(i < REGION_REGISTERS);
818 vana 230
    __asm__ volatile (
231
    "mov rr[%0] = %1;;\n"
232
    "srlz.d;;\n"
233
    :
234
    : "r" (i), "r" (v));
747 jermar 235
}
236
 
237
/** Read Page Table Register.
238
 *
239
 * @return Current value stored in PTA.
240
 */
241
static inline __u64 pta_read(void)
242
{
243
    __u64 ret;
244
 
245
    __asm__ volatile ("mov %0 = cr.pta\n" : "=r" (ret));
246
 
247
    return ret;
248
}
715 vana 249
 
747 jermar 250
/** Write Page Table Register.
251
 *
252
 * @param v New value to be stored in PTA.
253
 */
254
static inline void pta_write(__u64 v)
255
{
256
    __asm__ volatile ("mov cr.pta = %0\n" : : "r" (v));
257
}
715 vana 258
 
747 jermar 259
extern void page_arch_init(void);
260
 
792 jermar 261
extern vhpt_entry_t *vhpt_hash(__address page, asid_t asid);
262
extern bool vhpt_compare(__address page, asid_t asid, vhpt_entry_t *v);
263
extern void vhpt_set_record(vhpt_entry_t *v, __address page, asid_t asid, __address frame, int flags);
264
 
35 jermar 265
#endif