Subversion Repositories HelenOS

Rev

Rev 251 | Rev 257 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
224 palkovsky 1
#
2
# Copyright (C) 2005 Ondrej Palkovsky
3
# All rights reserved.
4
#
5
# Redistribution and use in source and binary forms, with or without
6
# modification, are permitted provided that the following conditions
7
# are met:
8
#
9
# - Redistributions of source code must retain the above copyright
10
#   notice, this list of conditions and the following disclaimer.
11
# - Redistributions in binary form must reproduce the above copyright
12
#   notice, this list of conditions and the following disclaimer in the
13
#   documentation and/or other materials provided with the distribution.
14
# - The name of the author may not be used to endorse or promote products
15
#   derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
 
29
 
30
#  Mask for interrupts 0 - 31 (bits 0 - 31) where 0 means that int has no error word
31
# and 1 means interrupt with error word
32
 
33
 
34
#define ERROR_WORD_INTERRUPT_LIST 0x00027D00
35
 
36
#define __ASM__
37
#include <arch/pm.h>
38
 
39
.text
40
.global interrupt_handlers
41
.global panic_printf
42
 
43
panic_printf:
44
	movq $halt, (%rsp)
45
	jmp printf
46
 
252 palkovsky 47
.global memcpy
48
memcpy:
49
	jmp _memcpy
50
 
51
.global cpuid
242 palkovsky 52
.global has_cpuid
53
.global rdtsc
251 palkovsky 54
.global read_efer_flag
55
.global set_efer_flag
56
 
252 palkovsky 57
 
242 palkovsky 58
## Determine CPUID support
59
#
60
# Return 0 in EAX if CPUID is not support, 1 if supported.
61
#
62
has_cpuid:
63
	pushq %rbx
64
 
65
	pushfq			# store flags
66
	popq %rax		# read flags
67
	movq %rax,%rbx		# copy flags
68
	btcl $21,%ebx		# swap the ID bit
69
	pushq %rbx
70
	popfq			# propagate the change into flags
71
	pushfq
72
	popq %rbx		# read flags	
73
	andl $(1<<21),%eax	# interested only in ID bit
74
	andl $(1<<21),%ebx
75
	xorl %ebx,%eax		# 0 if not supported, 1 if supported
76
 
77
	popq %rbx
78
	ret
79
 
251 palkovsky 80
cpuid:
81
	movq %rbx, %r10  # we have to preserve rbx across function calls
242 palkovsky 82
 
251 palkovsky 83
	movl %edi,%eax	# load the command into %eax
84
 
85
	cpuid	
86
	movl %eax,0(%rsi)
87
	movl %ebx,4(%rsi)
88
	movl %ecx,8(%rsi)
89
	movl %edx,12(%rsi)
90
 
91
	movq %r10, %rbx
92
	ret
93
 
242 palkovsky 94
rdtsc:
95
	xorq %rax,%rax
96
	rdtsc
97
	ret
251 palkovsky 98
 
99
set_efer_flag:
100
	movq $0xc0000080, %rcx
101
	rdmsr
102
	btsl %edi, %eax
103
	wrmsr
104
	ret
242 palkovsky 105
 
251 palkovsky 106
read_efer_flag:	
107
	movq $0xc0000080, %rcx
108
	rdmsr
109
	ret 		
242 palkovsky 110
 
224 palkovsky 111
# Push all general purpose registers on stack except %rbp, %rsp
112
.macro push_all_gpr
113
	pushq %rax 
114
	pushq %rbx
115
	pushq %rcx
116
	pushq %rdx
117
	pushq %rsi
118
	pushq %rdi
119
	pushq %r8
120
	pushq %r9
121
	pushq %r10
122
	pushq %r11
123
	pushq %r12
124
	pushq %r13
125
	pushq %r14
126
	pushq %r15
127
.endm
128
 
129
.macro pop_all_gpr
130
	popq %r15
131
	popq %r14
132
	popq %r13
133
	popq %r12
134
	popq %r11
135
	popq %r10
136
	popq %r9
137
	popq %r8
138
	popq %rdi
139
	popq %rsi
140
	popq %rdx
141
	popq %rcx
142
	popq %rbx
143
	popq %rax
144
.endm
145
 
146
## Declare interrupt handlers
147
#
148
# Declare interrupt handlers for n interrupt
149
# vectors starting at vector i.
150
#
151
# The handlers setup data segment registers
152
# and call trap_dispatcher().
153
#
154
.macro handler i n
155
	pushq %rbp
156
	movq %rsp,%rbp
157
 
158
	push_all_gpr
159
 
160
	# trap_dispatcher(i, stack)
161
	movq $(\i),%rdi   # %rdi - first parameter
162
	movq %rbp, %rsi
163
	addq $8, %rsi     # %rsi - second parameter - original stack
164
	call trap_dispatcher
165
 
166
# Test if this is interrupt with error word or not
167
	mov $\i,%cl;
168
	movl $1,%eax;
169
	test $0xe0,%cl;
170
	jnz 0f;
171
	and $0x1f,%cl;
172
	shl %cl,%eax;
173
	and $ERROR_WORD_INTERRUPT_LIST,%eax;
174
	jz 0f;
175
 
176
 
177
# Return with error word
178
	pop_all_gpr
179
 
180
	popq %rbp;
181
	add $8,%esp;    # Skip error word
182
	iretq
183
 
184
0:
185
# Return with no error word
186
	pop_all_gpr
187
 
188
	popq %rbp
189
	iretq
190
 
191
	.if (\n-\i)-1
192
	handler "(\i+1)",\n
193
	.endif
194
.endm
195
 
196
interrupt_handlers:
197
h_start:
198
	handler 0 IDT_ITEMS
199
#	handler 64 128	
200
#	handler 128 192
201
#	handler 192 256
202
h_end:
203
 
204
 
205
.data
206
.global interrupt_handler_size
207
 
208
interrupt_handler_size: .long (h_end-h_start)/IDT_ITEMS