Subversion Repositories HelenOS

Rev

Rev 3672 | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
664 jermar 1
/*
2071 jermar 2
 * Copyright (c) 2005 Jakub Jermar
664 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1849 jermar 29
/** @addtogroup sparc64
1702 cejka 30
 * @{
31
 */
32
/** @file
33
 */
34
 
664 jermar 35
#include <arch/drivers/tick.h>
36
#include <arch/interrupt.h>
2089 decky 37
#include <arch/sparc64.h>
664 jermar 38
#include <arch/asm.h>
39
#include <arch/register.h>
1881 jermar 40
#include <arch/cpu.h>
41
#include <arch/boot/boot.h>
42
#include <time/clock.h>
43
#include <arch.h>
664 jermar 44
#include <debug.h>
45
 
1881 jermar 46
#define TICK_RESTART_TIME   50  /* Worst case estimate. */
47
 
3672 jermar 48
/** Initialize tick and stick interrupt. */
664 jermar 49
void tick_init(void)
50
{
3672 jermar 51
    /* initialize TICK interrupt */
664 jermar 52
    tick_compare_reg_t compare;
3672 jermar 53
 
664 jermar 54
    interrupt_register(14, "tick_int", tick_interrupt);
55
    compare.int_dis = false;
2044 jermar 56
    compare.tick_cmpr = CPU->arch.clock_frequency / HZ;
57
    CPU->arch.next_tick_cmpr = compare.tick_cmpr;
664 jermar 58
    tick_compare_write(compare.value);
59
    tick_write(0);
3672 jermar 60
 
61
#if defined (US3)
62
    /* disable STICK interrupts and clear any pending ones */
63
    tick_compare_reg_t stick_compare;
64
    softint_reg_t clear;
65
 
66
    stick_compare.value = stick_compare_read();
67
    stick_compare.int_dis = true;
68
    stick_compare.tick_cmpr = 0;
69
    stick_compare_write(stick_compare.value);
70
 
71
    clear.value = 0;
72
    clear.stick_int = 1;
73
    clear_softint_write(clear.value);
74
#endif
664 jermar 75
}
76
 
665 jermar 77
/** Process tick interrupt.
78
 *
79
 * @param n Interrupt Level, 14,  (can be ignored)
958 jermar 80
 * @param istate Interrupted state.
665 jermar 81
 */
958 jermar 82
void tick_interrupt(int n, istate_t *istate)
664 jermar 83
{
665 jermar 84
    softint_reg_t softint, clear;
2044 jermar 85
    uint64_t drift;
3672 jermar 86
 
665 jermar 87
    softint.value = softint_read();
88
 
89
    /*
90
     * Make sure we are servicing interrupt_level_14
91
     */
92
    ASSERT(n == 14);
93
 
94
    /*
95
     * Make sure we are servicing TICK_INT.
96
     */
97
    ASSERT(softint.tick_int);
98
 
99
    /*
100
     * Clear tick interrupt.
101
     */
102
    clear.value = 0;
103
    clear.tick_int = 1;
104
    clear_softint_write(clear.value);
105
 
106
    /*
2044 jermar 107
     * Reprogram the compare register.
108
     * For now, we can ignore the potential of the registers to overflow.
109
     * On a 360MHz Ultra 60, the 63-bit compare counter will overflow in
110
     * about 812 years. If there was a 2GHz UltraSPARC computer, it would
111
     * overflow only in 146 years.
665 jermar 112
     */
2044 jermar 113
    drift = tick_read() - CPU->arch.next_tick_cmpr;
114
    while (drift > CPU->arch.clock_frequency / HZ) {
115
        drift -= CPU->arch.clock_frequency / HZ;
1881 jermar 116
        CPU->missed_clock_ticks++;
117
    }
2107 jermar 118
    CPU->arch.next_tick_cmpr = tick_read() +
119
        (CPU->arch.clock_frequency / HZ) - drift;
2044 jermar 120
    tick_compare_write(CPU->arch.next_tick_cmpr);
665 jermar 121
    clock();
664 jermar 122
}
1702 cejka 123
 
1849 jermar 124
/** @}
1702 cejka 125
 */