Subversion Repositories HelenOS

Rev

Rev 3770 | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
3743 rimsky 1
/*
2
 * Copyright (c) 2006 Jakub Jermar
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
29
/** @addtogroup sparc64interrupt
30
 * @{
31
 */
32
/**
33
 * @file
34
 * @brief This file contains fast MMU trap handlers.
35
 */
36
 
37
#ifndef KERN_sparc64_sun4u_MMU_TRAP_H_
38
#define KERN_sparc64_sun4u_MMU_TRAP_H_
39
 
40
#include <arch/stack.h>
3862 rimsky 41
#include <arch/regdef.h>
42
#include <arch/mm/tlb.h>
43
#include <arch/mm/mmu.h>
44
#include <arch/mm/tte.h>
3743 rimsky 45
#include <arch/trap/regwin.h>
3862 rimsky 46
#include <arch/arch.h>
3743 rimsky 47
 
48
#ifdef CONFIG_TSB
49
#include <arch/mm/tsb.h>
50
#endif
51
 
52
#define TT_FAST_INSTRUCTION_ACCESS_MMU_MISS 0x64
53
#define TT_FAST_DATA_ACCESS_MMU_MISS        0x68
54
#define TT_FAST_DATA_ACCESS_PROTECTION      0x6c
55
 
56
#define FAST_MMU_HANDLER_SIZE           128
57
 
58
#ifdef __ASM__
59
 
60
.macro FAST_INSTRUCTION_ACCESS_MMU_MISS_HANDLER
61
    /*
62
     * First, try to refill TLB from TSB.
63
     */
64
#ifdef CONFIG_TSB
65
    ldxa [%g0] ASI_IMMU, %g1            ! read TSB Tag Target Register
66
    ldxa [%g0] ASI_IMMU_TSB_8KB_PTR_REG, %g2    ! read TSB 8K Pointer
67
    ldda [%g2] ASI_NUCLEUS_QUAD_LDD, %g4        ! 16-byte atomic load into %g4 and %g5
68
    cmp %g1, %g4                    ! is this the entry we are looking for?
69
    bne,pn %xcc, 0f
70
    nop
71
    stxa %g5, [%g0] ASI_ITLB_DATA_IN_REG        ! copy mapping from ITSB to ITLB
72
    retry
73
 
74
#endif
75
0:
76
    wrpr %g0, PSTATE_PRIV_BIT | PSTATE_AG_BIT, %pstate
77
    PREEMPTIBLE_HANDLER fast_instruction_access_mmu_miss
78
.endm
79
 
80
.macro FAST_DATA_ACCESS_MMU_MISS_HANDLER tl
81
    /*
82
     * First, try to refill TLB from TSB.
83
     */
84
 
85
#ifdef CONFIG_TSB
86
    ldxa [%g0] ASI_DMMU, %g1            ! read TSB Tag Target Register
87
    srlx %g1, TSB_TAG_TARGET_CONTEXT_SHIFT, %g2 ! is this a kernel miss?
88
    brz,pn %g2, 0f
89
    ldxa [%g0] ASI_DMMU_TSB_8KB_PTR_REG, %g3    ! read TSB 8K Pointer
90
    ldda [%g3] ASI_NUCLEUS_QUAD_LDD, %g4        ! 16-byte atomic load into %g4 and %g5
91
    cmp %g1, %g4                    ! is this the entry we are looking for?
92
    bne,pn %xcc, 0f
93
    nop
94
    stxa %g5, [%g0] ASI_DTLB_DATA_IN_REG        ! copy mapping from DTSB to DTLB
95
    retry
96
#endif
97
 
98
    /*
99
     * Second, test if it is the portion of the kernel address space
100
     * which is faulting. If that is the case, immediately create
101
     * identity mapping for that page in DTLB. VPN 0 is excluded from
102
     * this treatment.
103
     *
104
     * Note that branch-delay slots are used in order to save space.
105
     */
106
0:
107
    mov VA_DMMU_TAG_ACCESS, %g1
108
    ldxa [%g1] ASI_DMMU, %g1            ! read the faulting Context and VPN
109
    set TLB_TAG_ACCESS_CONTEXT_MASK, %g2
110
    andcc %g1, %g2, %g3             ! get Context
111
    bnz 0f                      ! Context is non-zero
112
    andncc %g1, %g2, %g3                ! get page address into %g3
113
    bz 0f                       ! page address is zero
114
 
115
    sethi %hi(kernel_8k_tlb_data_template), %g2
116
    ldx [%g2 + %lo(kernel_8k_tlb_data_template)], %g2
117
    or %g3, %g2, %g2
118
    stxa %g2, [%g0] ASI_DTLB_DATA_IN_REG        ! identity map the kernel page
119
    retry
120
 
121
    /*
122
     * Third, catch and handle special cases when the trap is caused by
123
     * the userspace register window spill or fill handler. In case
124
     * one of these two traps caused this trap, we just lower the trap
125
     * level and service the DTLB miss. In the end, we restart
126
     * the offending SAVE or RESTORE.
127
     */
128
0:
129
.if (\tl > 0)
130
    wrpr %g0, 1, %tl
131
.endif
132
 
133
    /*
134
     * Switch from the MM globals.
135
     */
136
    wrpr %g0, PSTATE_PRIV_BIT | PSTATE_AG_BIT, %pstate
137
 
138
    /*
139
     * Read the Tag Access register for the higher-level handler.
140
     * This is necessary to survive nested DTLB misses.
141
     */
142
    mov VA_DMMU_TAG_ACCESS, %g2
143
    ldxa [%g2] ASI_DMMU, %g2
144
 
145
    /*
146
     * g2 will be passed as an argument to fast_data_access_mmu_miss().
147
     */
148
    PREEMPTIBLE_HANDLER fast_data_access_mmu_miss
149
.endm
150
 
151
.macro FAST_DATA_ACCESS_PROTECTION_HANDLER tl
152
    /*
153
     * The same special case as in FAST_DATA_ACCESS_MMU_MISS_HANDLER.
154
     */
155
 
156
.if (\tl > 0)
157
    wrpr %g0, 1, %tl
158
.endif
159
 
160
    /*
161
     * Switch from the MM globals.
162
     */
163
    wrpr %g0, PSTATE_PRIV_BIT | PSTATE_AG_BIT, %pstate
164
 
165
    /*
166
     * Read the Tag Access register for the higher-level handler.
167
     * This is necessary to survive nested DTLB misses.
168
     */
169
    mov VA_DMMU_TAG_ACCESS, %g2
170
    ldxa [%g2] ASI_DMMU, %g2
171
 
172
    /*
173
     * g2 will be passed as an argument to fast_data_access_mmu_miss().
174
     */
175
    PREEMPTIBLE_HANDLER fast_data_access_protection
176
.endm
177
 
178
#endif /* __ASM__ */
179
 
180
#endif
181
 
182
/** @}
183
 */