Subversion Repositories HelenOS

Rev

Rev 3489 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
664 jermar 1
/*
2071 jermar 2
 * Copyright (c) 2005 Jakub Jermar
664 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1703 jermar 29
/** @addtogroup sparc64interrupt
1702 cejka 30
 * @{
31
 */
1703 jermar 32
/**
33
 * @file
34
 * @brief This file contains interrupt vector trap handler.
1702 cejka 35
 */
36
 
1860 jermar 37
#ifndef KERN_sparc64_TRAP_INTERRUPT_H_
38
#define KERN_sparc64_TRAP_INTERRUPT_H_
664 jermar 39
 
40
#include <arch/trap/trap_table.h>
666 jermar 41
#include <arch/stack.h>
664 jermar 42
 
1911 jermar 43
/* IMAP register bits */
44
#define IGN_MASK    0x7c0
45
#define INO_MASK    0x1f
2068 jermar 46
#define IMAP_V_MASK (1ULL << 31)
1911 jermar 47
 
48
#define IGN_SHIFT   6
49
 
50
 
1849 jermar 51
/* Interrupt ASI registers. */
3489 rimsky 52
#define ASI_INTR_W          0x77
1849 jermar 53
#define ASI_INTR_DISPATCH_STATUS    0x48
3489 rimsky 54
#define ASI_INTR_R          0x7f
1849 jermar 55
#define ASI_INTR_RECEIVE        0x49
56
 
3742 rimsky 57
/* VA's used with ASI_INTR_W register. */
3489 rimsky 58
#if defined (US)
1849 jermar 59
#define ASI_UDB_INTR_W_DATA_0   0x40
60
#define ASI_UDB_INTR_W_DATA_1   0x50
61
#define ASI_UDB_INTR_W_DATA_2   0x60
3489 rimsky 62
#elif defined (US3)
63
#define VA_INTR_W_DATA_0    0x40
64
#define VA_INTR_W_DATA_1    0x48
65
#define VA_INTR_W_DATA_2    0x50
66
#define VA_INTR_W_DATA_3    0x58
67
#define VA_INTR_W_DATA_4    0x60
68
#define VA_INTR_W_DATA_5    0x68
69
#define VA_INTR_W_DATA_6    0x80
70
#define VA_INTR_W_DATA_7    0x88
71
#endif
72
#define VA_INTR_W_DISPATCH  0x70
1849 jermar 73
 
3742 rimsky 74
/* VA's used with ASI_INTR_R register. */
3489 rimsky 75
#if defined(US)
1849 jermar 76
#define ASI_UDB_INTR_R_DATA_0   0x40
77
#define ASI_UDB_INTR_R_DATA_1   0x50
78
#define ASI_UDB_INTR_R_DATA_2   0x60
3489 rimsky 79
#elif defined (US3)
80
#define VA_INTR_R_DATA_0    0x40
81
#define VA_INTR_R_DATA_1    0x48
82
#define VA_INTR_R_DATA_2    0x50
83
#define VA_INTR_R_DATA_3    0x58
84
#define VA_INTR_R_DATA_4    0x60
85
#define VA_INTR_R_DATA_5    0x68
86
#define VA_INTR_R_DATA_6    0x80
87
#define VA_INTR_R_DATA_7    0x88
88
#endif
1849 jermar 89
 
1904 jermar 90
/* Shifts in the Interrupt Vector Dispatch virtual address. */
91
#define INTR_VEC_DISPATCH_MID_SHIFT 14
92
 
93
/* Bits in the Interrupt Dispatch Status register. */
94
#define INTR_DISPATCH_STATUS_NACK   0x2
95
#define INTR_DISPATCH_STATUS_BUSY   0x1
96
 
664 jermar 97
#define TT_INTERRUPT_LEVEL_1            0x41
98
#define TT_INTERRUPT_LEVEL_2            0x42
99
#define TT_INTERRUPT_LEVEL_3            0x43
100
#define TT_INTERRUPT_LEVEL_4            0x44
101
#define TT_INTERRUPT_LEVEL_5            0x45
102
#define TT_INTERRUPT_LEVEL_6            0x46
103
#define TT_INTERRUPT_LEVEL_7            0x47
104
#define TT_INTERRUPT_LEVEL_8            0x48
105
#define TT_INTERRUPT_LEVEL_9            0x49
106
#define TT_INTERRUPT_LEVEL_10           0x4a
107
#define TT_INTERRUPT_LEVEL_11           0x4b
108
#define TT_INTERRUPT_LEVEL_12           0x4c
109
#define TT_INTERRUPT_LEVEL_13           0x4d
110
#define TT_INTERRUPT_LEVEL_14           0x4e
111
#define TT_INTERRUPT_LEVEL_15           0x4f
112
 
113
#define TT_INTERRUPT_VECTOR_TRAP        0x60
114
 
115
#define INTERRUPT_LEVEL_N_HANDLER_SIZE      TRAP_TABLE_ENTRY_SIZE
116
#define INTERRUPT_VECTOR_TRAP_HANDLER_SIZE  TRAP_TABLE_ENTRY_SIZE
117
 
118
#ifdef __ASM__
119
.macro INTERRUPT_LEVEL_N_HANDLER n
1852 jermar 120
    mov \n - 1, %g2
667 jermar 121
    PREEMPTIBLE_HANDLER exc_dispatch
664 jermar 122
.endm
123
 
124
.macro INTERRUPT_VECTOR_TRAP_HANDLER
1859 jermar 125
    PREEMPTIBLE_HANDLER interrupt
664 jermar 126
.endm
127
#endif /* __ASM__ */
128
 
1849 jermar 129
#ifndef __ASM__
2089 decky 130
 
131
#include <arch/interrupt.h>
132
 
1861 jermar 133
extern void interrupt(int n, istate_t *istate);
1849 jermar 134
#endif /* !def __ASM__ */
135
 
664 jermar 136
#endif
1702 cejka 137
 
1703 jermar 138
/** @}
1702 cejka 139
 */