Rev 3961 | Rev 4094 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1 | jermar | 1 | /* |
| 4042 | jermar | 2 | * Copyright (c) 2009 Jakub Jermar |
| 1 | jermar | 3 | * All rights reserved. |
| 4 | * |
||
| 5 | * Redistribution and use in source and binary forms, with or without |
||
| 6 | * modification, are permitted provided that the following conditions |
||
| 7 | * are met: |
||
| 8 | * |
||
| 9 | * - Redistributions of source code must retain the above copyright |
||
| 10 | * notice, this list of conditions and the following disclaimer. |
||
| 11 | * - Redistributions in binary form must reproduce the above copyright |
||
| 12 | * notice, this list of conditions and the following disclaimer in the |
||
| 13 | * documentation and/or other materials provided with the distribution. |
||
| 14 | * - The name of the author may not be used to endorse or promote products |
||
| 15 | * derived from this software without specific prior written permission. |
||
| 16 | * |
||
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
| 27 | */ |
||
| 28 | |||
| 1838 | jermar | 29 | /** @addtogroup genarch |
| 1702 | cejka | 30 | * @{ |
| 31 | */ |
||
| 1841 | jermar | 32 | /** |
| 33 | * @file |
||
| 4042 | jermar | 34 | * @brief Headers for Zilog 8530 serial controller. |
| 1702 | cejka | 35 | */ |
| 36 | |||
| 1841 | jermar | 37 | #ifndef KERN_Z8530_H_ |
| 38 | #define KERN_Z8530_H_ |
||
| 1 | jermar | 39 | |
| 3655 | jermar | 40 | #include <ddi/irq.h> |
| 3961 | jermar | 41 | #include <arch/types.h> |
| 4042 | jermar | 42 | #include <console/chardev.h> |
| 1875 | jermar | 43 | |
| 3961 | jermar | 44 | #define WR0 0 |
| 45 | #define WR1 1 |
||
| 46 | #define WR2 2 |
||
| 47 | #define WR3 3 |
||
| 48 | #define WR4 4 |
||
| 49 | #define WR5 5 |
||
| 50 | #define WR6 6 |
||
| 51 | #define WR7 7 |
||
| 52 | #define WR8 8 |
||
| 53 | #define WR9 9 |
||
| 54 | #define WR10 10 |
||
| 55 | #define WR11 11 |
||
| 56 | #define WR12 12 |
||
| 57 | #define WR13 13 |
||
| 58 | #define WR14 14 |
||
| 59 | #define WR15 15 |
||
| 1875 | jermar | 60 | |
| 3961 | jermar | 61 | #define RR0 0 |
| 62 | #define RR1 1 |
||
| 63 | #define RR2 2 |
||
| 64 | #define RR3 3 |
||
| 65 | #define RR8 8 |
||
| 66 | #define RR10 10 |
||
| 67 | #define RR12 12 |
||
| 68 | #define RR13 13 |
||
| 69 | #define RR14 14 |
||
| 70 | #define RR15 15 |
||
| 71 | |||
| 72 | /** Reset pending TX interrupt. */ |
||
| 73 | #define WR0_TX_IP_RST (0x5 << 3) |
||
| 74 | #define WR0_ERR_RST (0x6 << 3) |
||
| 75 | |||
| 76 | /** Receive Interrupts Disabled. */ |
||
| 77 | #define WR1_RID (0x0 << 3) |
||
| 78 | /** Receive Interrupt on First Character or Special Condition. */ |
||
| 79 | #define WR1_RIFCSC (0x1 << 3) |
||
| 80 | /** Interrupt on All Receive Characters or Special Conditions. */ |
||
| 81 | #define WR1_IARCSC (0x2 << 3) |
||
| 82 | /** Receive Interrupt on Special Condition. */ |
||
| 83 | #define WR1_RISC (0x3 << 3) |
||
| 84 | /** Parity Is Special Condition. */ |
||
| 85 | #define WR1_PISC (0x1 << 2) |
||
| 86 | |||
| 87 | /** Rx Enable. */ |
||
| 88 | #define WR3_RX_ENABLE (0x1 << 0) |
||
| 89 | /** 8-bits per character. */ |
||
| 90 | #define WR3_RX8BITSCH (0x3 << 6) |
||
| 91 | |||
| 92 | /** Master Interrupt Enable. */ |
||
| 93 | #define WR9_MIE (0x1 << 3) |
||
| 94 | |||
| 95 | /** Receive Character Available. */ |
||
| 96 | #define RR0_RCA (0x1 << 0) |
||
| 97 | |||
| 98 | /** z8530's registers. */ |
||
| 99 | struct z8530 { |
||
| 100 | union { |
||
| 101 | ioport8_t ctl_b; |
||
| 102 | ioport8_t status_b; |
||
| 103 | } __attribute__ ((packed)); |
||
| 104 | uint8_t pad1; |
||
| 105 | ioport8_t data_b; |
||
| 106 | uint8_t pad2; |
||
| 107 | union { |
||
| 108 | ioport8_t ctl_a; |
||
| 109 | ioport8_t status_a; |
||
| 110 | } __attribute__ ((packed)); |
||
| 111 | uint8_t pad3; |
||
| 112 | ioport8_t data_a; |
||
| 113 | } __attribute__ ((packed)); |
||
| 114 | typedef struct z8530 z8530_t; |
||
| 115 | |||
| 116 | /** Structure representing the z8530 device. */ |
||
| 117 | typedef struct { |
||
| 118 | devno_t devno; |
||
| 119 | irq_t irq; |
||
| 120 | z8530_t *z8530; |
||
| 4042 | jermar | 121 | chardev_t *devout; |
| 3961 | jermar | 122 | } z8530_instance_t; |
| 123 | |||
| 4042 | jermar | 124 | extern bool z8530_init(z8530_t *, devno_t, inr_t, cir_t, void *, chardev_t *); |
| 3941 | jermar | 125 | extern irq_ownership_t z8530_claim(irq_t *); |
| 3906 | jermar | 126 | extern void z8530_irq_handler(irq_t *); |
| 1 | jermar | 127 | |
| 128 | #endif |
||
| 1702 | cejka | 129 | |
| 1838 | jermar | 130 | /** @} |
| 1702 | cejka | 131 | */ |