Subversion Repositories HelenOS

Rev

Rev 1868 | Rev 1881 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
418 jermar 1
#
2
# Copyright (C) 2005 Jakub Jermar
3
# All rights reserved.
4
#
5
# Redistribution and use in source and binary forms, with or without
6
# modification, are permitted provided that the following conditions
7
# are met:
8
#
9
# - Redistributions of source code must retain the above copyright
10
#   notice, this list of conditions and the following disclaimer.
11
# - Redistributions in binary form must reproduce the above copyright
12
#   notice, this list of conditions and the following disclaimer in the
13
#   documentation and/or other materials provided with the distribution.
14
# - The name of the author may not be used to endorse or promote products
15
#   derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
 
1789 jermar 29
#include <arch/regdef.h>
1823 jermar 30
#include <arch/boot/boot.h>
846 jermar 31
 
1823 jermar 32
#include <arch/mm/mmu.h>
33
#include <arch/mm/tlb.h>
34
#include <arch/mm/tte.h>
35
 
426 jermar 36
.register %g2, #scratch
37
.register %g3, #scratch
38
 
418 jermar 39
.section K_TEXT_START, "ax"
40
 
847 jermar 41
/*
1789 jermar 42
 * Here is where the kernel is passed control
43
 * from the boot loader.
1790 jermar 44
 * 
45
 * The registers are expected to be in this state:
1792 jermar 46
 * - %o0 bootinfo structure address
47
 * - %o1 bootinfo structure size
48
 *
49
 * Moreover, we depend on boot having established the
50
 * following environment:
51
 * - TLBs are on
52
 * - identity mapping for the kernel image
53
 * - identity mapping for memory stack
847 jermar 54
 */
55
 
418 jermar 56
.global kernel_image_start
57
kernel_image_start:
846 jermar 58
 
1790 jermar 59
	/*
1823 jermar 60
	 * Setup basic runtime environment.
1790 jermar 61
	 */
424 jermar 62
 
1823 jermar 63
	flushw				! flush all but the active register window
64
	wrpr %g0, 0, %tl		! TL = 0, primary context register is used
65
 
66
	! Disable interrupts and disable 32-bit address masking.
67
	rdpr %pstate, %g1
68
	and %g1, ~(PSTATE_AM_BIT|PSTATE_IE_BIT), %g1
69
	wrpr %g1, 0, %pstate
70
 
1860 jermar 71
	wrpr %g0, 0, %pil		! intialize %pil
1823 jermar 72
 
1790 jermar 73
	/*
74
	 * Copy the bootinfo structure passed from the boot loader
75
	 * to the kernel bootinfo structure.
76
	 */
77
	mov %o1, %o2
78
	mov %o0, %o1
1880 jermar 79
	sethi %hi(bootinfo), %o0
1790 jermar 80
	call memcpy
1880 jermar 81
	or %o0, %lo(bootinfo), %o0
867 jermar 82
 
1792 jermar 83
	/*
1823 jermar 84
	 * Switch to kernel trap table.
85
	 */
1880 jermar 86
	sethi %hi(trap_table), %g1
87
	wrpr %g1, %lo(trap_table), %tba
1823 jermar 88
 
89
	/* 
90
	 * Take over the DMMU by installing global locked
91
	 * TTE entry identically mapping the first 4M
92
	 * of memory.
1792 jermar 93
	 *
1823 jermar 94
	 * In case of DMMU, no FLUSH instructions need to be
95
	 * issued. Because of that, the old DTLB contents can
96
	 * be demapped pretty straightforwardly and without
97
	 * causing any traps.
1792 jermar 98
	 */
99
 
1823 jermar 100
	wr %g0, ASI_DMMU, %asi
895 jermar 101
 
1823 jermar 102
#define SET_TLB_DEMAP_CMD(r1, context_id) \
103
	set (TLB_DEMAP_CONTEXT<<TLB_DEMAP_TYPE_SHIFT) | (context_id<<TLB_DEMAP_CONTEXT_SHIFT), %r1
104
 
105
	! demap context 0
106
	SET_TLB_DEMAP_CMD(g1, TLB_DEMAP_NUCLEUS)
107
	stxa %g0, [%g1] ASI_DMMU_DEMAP			
108
	membar #Sync
109
 
110
#define SET_TLB_TAG(r1, context) \
111
	set VMA | (context<<TLB_TAG_ACCESS_CONTEXT_SHIFT), %r1
112
 
113
	! write DTLB tag
114
	SET_TLB_TAG(g1, MEM_CONTEXT_KERNEL)
115
	stxa %g1, [VA_DMMU_TAG_ACCESS] %asi			
116
	membar #Sync
117
 
118
#define SET_TLB_DATA(r1, r2, imm) \
119
	set TTE_L | TTE_CP | TTE_P | TTE_W | LMA | imm, %r1; \
120
	set PAGESIZE_4M, %r2; \
121
	sllx %r2, TTE_SIZE_SHIFT, %r2; \
122
	or %r1, %r2, %r1; \
1880 jermar 123
	mov 1, %r2; \
1823 jermar 124
	sllx %r2, TTE_V_SHIFT, %r2; \
125
	or %r1, %r2, %r1;
126
 
127
	! write DTLB data and install the kernel mapping
1868 jermar 128
	SET_TLB_DATA(g1, g2, 0)			! use non-global mapping
1823 jermar 129
	stxa %g1, [%g0] ASI_DTLB_DATA_IN_REG		
130
	membar #Sync
1868 jermar 131
 
132
	/*
133
	 * Because we cannot use global mappings (because we want to
134
	 * have separate 64-bit address spaces for both the kernel
135
	 * and the userspace), we prepare the identity mapping also in
136
	 * context 1. This step is required by the
137
	 * code installing the ITLB mapping.
138
	 */
139
	! write DTLB tag of context 1 (i.e. MEM_CONTEXT_TEMP)
140
	SET_TLB_TAG(g1, MEM_CONTEXT_TEMP)
141
	stxa %g1, [VA_DMMU_TAG_ACCESS] %asi			
142
	membar #Sync
143
 
144
	! write DTLB data and install the kernel mapping in context 1
145
	SET_TLB_DATA(g1, g2, 0)			! use non-global mapping
146
	stxa %g1, [%g0] ASI_DTLB_DATA_IN_REG		
147
	membar #Sync
1823 jermar 148
 
149
	/*
150
	 * Now is time to take over the IMMU.
151
	 * Unfortunatelly, it cannot be done as easily as the DMMU,
152
	 * because the IMMU is mapping the code it executes.
153
	 *
154
	 * [ Note that brave experiments with disabling the IMMU
155
	 * and using the DMMU approach failed after a dozen
156
	 * of desparate days with only little success. ]
157
	 *
158
	 * The approach used here is inspired from OpenBSD.
159
	 * First, the kernel creates IMMU mapping for itself
160
	 * in context 1 (MEM_CONTEXT_TEMP) and switches to
161
	 * it. Context 0 (MEM_CONTEXT_KERNEL) can be demapped
162
	 * afterwards and replaced with the kernel permanent
163
	 * mapping. Finally, the kernel switches back to
164
	 * context 0 and demaps context 1.
165
	 *
166
	 * Moreover, the IMMU requires use of the FLUSH instructions.
167
	 * But that is OK because we always use operands with
168
	 * addresses already mapped by the taken over DTLB.
169
	 */
170
 
1852 jermar 171
	set kernel_image_start, %g5
1823 jermar 172
 
173
	! write ITLB tag of context 1
174
	SET_TLB_TAG(g1, MEM_CONTEXT_TEMP)
1880 jermar 175
	mov VA_DMMU_TAG_ACCESS, %g2
1823 jermar 176
	stxa %g1, [%g2] ASI_IMMU
1852 jermar 177
	flush %g5
1823 jermar 178
 
179
	! write ITLB data and install the temporary mapping in context 1
180
	SET_TLB_DATA(g1, g2, 0)			! use non-global mapping
181
	stxa %g1, [%g0] ASI_ITLB_DATA_IN_REG		
1852 jermar 182
	flush %g5
1823 jermar 183
 
184
	! switch to context 1
1880 jermar 185
	mov MEM_CONTEXT_TEMP, %g1
1823 jermar 186
	stxa %g1, [VA_PRIMARY_CONTEXT_REG] %asi	! ASI_DMMU is correct here !!!
1852 jermar 187
	flush %g5
1823 jermar 188
 
189
	! demap context 0
190
	SET_TLB_DEMAP_CMD(g1, TLB_DEMAP_NUCLEUS)
191
	stxa %g0, [%g1] ASI_IMMU_DEMAP			
1852 jermar 192
	flush %g5
1823 jermar 193
 
194
	! write ITLB tag of context 0
195
	SET_TLB_TAG(g1, MEM_CONTEXT_KERNEL)
1880 jermar 196
	mov VA_DMMU_TAG_ACCESS, %g2
1823 jermar 197
	stxa %g1, [%g2] ASI_IMMU
1852 jermar 198
	flush %g5
1823 jermar 199
 
200
	! write ITLB data and install the permanent kernel mapping in context 0
201
	SET_TLB_DATA(g1, g2, 0)			! use non-global mapping
202
	stxa %g1, [%g0] ASI_ITLB_DATA_IN_REG		
1852 jermar 203
	flush %g5
1823 jermar 204
 
205
	! switch to context 0
206
	stxa %g0, [VA_PRIMARY_CONTEXT_REG] %asi	! ASI_DMMU is correct here !!!
1852 jermar 207
	flush %g5
1823 jermar 208
 
209
	! ensure nucleus mapping
210
	wrpr %g0, 1, %tl
211
 
212
	! set context 1 in the primary context register
1880 jermar 213
	mov MEM_CONTEXT_TEMP, %g1
1823 jermar 214
	stxa %g1, [VA_PRIMARY_CONTEXT_REG] %asi	! ASI_DMMU is correct here !!!
1852 jermar 215
	flush %g5
1823 jermar 216
 
217
	! demap context 1
218
	SET_TLB_DEMAP_CMD(g1, TLB_DEMAP_PRIMARY)
219
	stxa %g0, [%g1] ASI_IMMU_DEMAP			
1852 jermar 220
	flush %g5
1823 jermar 221
 
222
	! set context 0 in the primary context register
223
	stxa %g0, [VA_PRIMARY_CONTEXT_REG] %asi	! ASI_DMMU is correct here !!!
1852 jermar 224
	flush %g5
1823 jermar 225
 
226
	! set TL back to 0
227
	wrpr %g0, 0, %tl
1864 jermar 228
 
229
	call arch_pre_main
230
	nop
1823 jermar 231
 
426 jermar 232
	call main_bsp
233
	nop
234
 
235
	/* Not reached. */
236
 
424 jermar 237
2:
238
	b 2b
239
	nop