Subversion Repositories HelenOS

Rev

Rev 1477 | Rev 1704 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
206 palkovsky 1
/*
2
 * Copyright (C) 2005 Ondrej Palkovsky
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1702 cejka 29
 /** @addtogroup amd64 
30
 * @ingroup others
31
 * @{
32
 */
33
/** @file
34
 */
35
 
206 palkovsky 36
#include <arch.h>
37
 
38
#include <arch/types.h>
39
 
40
#include <config.h>
41
 
1112 palkovsky 42
#include <proc/thread.h>
1473 decky 43
#include <arch/drivers/ega.h>
1477 decky 44
#include <arch/drivers/vesa.h>
894 jermar 45
#include <genarch/i8042/i8042.h>
1477 decky 46
#include <arch/drivers/i8254.h>
47
#include <arch/drivers/i8259.h>
206 palkovsky 48
 
49
#include <arch/bios/bios.h>
242 palkovsky 50
#include <arch/mm/memory_init.h>
251 palkovsky 51
#include <arch/cpu.h>
52
#include <print.h>
53
#include <arch/cpuid.h>
452 decky 54
#include <genarch/acpi/acpi.h>
282 palkovsky 55
#include <panic.h>
576 palkovsky 56
#include <interrupt.h>
803 palkovsky 57
#include <arch/syscall.h>
1072 palkovsky 58
#include <arch/debugger.h>
1112 palkovsky 59
#include <syscall/syscall.h>
1474 palkovsky 60
#include <console/console.h>
206 palkovsky 61
 
1112 palkovsky 62
 
799 palkovsky 63
/** Disable I/O on non-privileged levels
64
 *
65
 * Clean IOPL(12,13) and NT(14) flags in EFLAGS register
66
 */
67
static void clean_IOPL_NT_flags(void)
68
{
69
    asm
70
    (
71
        "pushfq;"
72
        "pop %%rax;"
73
        "and $~(0x7000),%%rax;"
74
        "pushq %%rax;"
75
        "popfq;"
76
        :
77
        :
78
        :"%rax"
79
    );
80
}
81
 
82
/** Disable alignment check
83
 *
84
 * Clean AM(18) flag in CR0 register
85
 */
86
static void clean_AM_flag(void)
87
{
88
    asm
89
    (
90
        "mov %%cr0,%%rax;"
91
        "and $~(0x40000),%%rax;"
92
        "mov %%rax,%%cr0;"
93
        :
94
        :
95
        :"%rax"
96
    );
97
}
98
 
206 palkovsky 99
void arch_pre_mm_init(void)
100
{
251 palkovsky 101
    struct cpu_info cpuid_s;
102
 
103
    cpuid(AMD_CPUID_EXTENDED,&cpuid_s);
282 palkovsky 104
    if (! (cpuid_s.cpuid_edx & (1<<AMD_EXT_NOEXECUTE)))
105
        panic("Processor does not support No-execute pages.\n");
106
 
107
    cpuid(INTEL_CPUID_STANDARD,&cpuid_s);
108
    if (! (cpuid_s.cpuid_edx & (1<<INTEL_FXSAVE)))
109
        panic("Processor does not support FXSAVE/FXRESTORE.\n");
110
 
111
    if (! (cpuid_s.cpuid_edx & (1<<INTEL_SSE2)))
112
        panic("Processor does not support SSE2 instructions.\n");
113
 
114
    /* Enable No-execute pages */
251 palkovsky 115
    set_efer_flag(AMD_NXE_FLAG);
282 palkovsky 116
    /* Enable FPU */
117
    cpu_setup_fpu();
803 palkovsky 118
 
799 palkovsky 119
    /* Initialize segmentation */
206 palkovsky 120
    pm_init();
121
 
799 palkovsky 122
        /* Disable I/O on nonprivileged levels
123
     * clear the NT(nested-thread) flag
124
     */
125
    clean_IOPL_NT_flags();
126
    /* Disable alignment check */
127
    clean_AM_flag();
128
 
206 palkovsky 129
    if (config.cpu_active == 1) {
130
        bios_init();
131
        i8259_init();   /* PIC */
132
        i8254_init();   /* hard clock */
133
 
458 decky 134
        #ifdef CONFIG_SMP
576 palkovsky 135
        exc_register(VECTOR_TLB_SHOOTDOWN_IPI, "tlb_shootdown",
136
                 tlb_shootdown_ipi);
458 decky 137
        #endif /* CONFIG_SMP */
206 palkovsky 138
    }
139
}
140
 
141
void arch_post_mm_init(void)
142
{
143
    if (config.cpu_active == 1) {
1289 vana 144
#ifdef CONFIG_FB
1303 palkovsky 145
        if (vesa_present())
146
            vesa_init();
147
        else
1289 vana 148
#endif
1303 palkovsky 149
            ega_init(); /* video */
1072 palkovsky 150
        /* Enable debugger */
151
        debugger_init();
1303 palkovsky 152
        /* Merge all memory zones to 1 big zone */
153
        zone_merge_all();
206 palkovsky 154
    }
803 palkovsky 155
    /* Setup fast SYSCALL/SYSRET */
156
    syscall_setup_cpu();
1072 palkovsky 157
 
206 palkovsky 158
}
242 palkovsky 159
 
503 jermar 160
void arch_pre_smp_init(void)
242 palkovsky 161
{
162
    if (config.cpu_active == 1) {
163
        memory_print_map();
164
 
458 decky 165
        #ifdef CONFIG_SMP
242 palkovsky 166
        acpi_init();
458 decky 167
        #endif /* CONFIG_SMP */
242 palkovsky 168
    }
169
}
170
 
503 jermar 171
void arch_post_smp_init(void)
172
{
894 jermar 173
    i8042_init();   /* keyboard controller */
503 jermar 174
}
175
 
242 palkovsky 176
void calibrate_delay_loop(void)
177
{
178
    i8254_calibrate_delay_loop();
179
    i8254_normal_operation();
180
}
1112 palkovsky 181
 
1121 jermar 182
/** Set thread-local-storage pointer
1112 palkovsky 183
 *
184
 * TLS pointer is set in FS register. Unfortunately the 64-bit
185
 * part can be set only in CPL0 mode.
186
 *
1121 jermar 187
 * The specs say, that on %fs:0 there is stored contents of %fs register,
1112 palkovsky 188
 * we need not to go to CPL0 to read it.
189
 */
190
__native sys_tls_set(__native addr)
191
{
1184 jermar 192
    THREAD->arch.tls = addr;
1112 palkovsky 193
    write_msr(AMD_MSR_FS, addr);
194
    return 0;
195
}
1474 palkovsky 196
 
197
/** Acquire console back for kernel
198
 *
199
 */
200
void arch_grab_console(void)
201
{
202
    i8042_grab();
203
}
204
/** Return console to userspace
205
 *
206
 */
207
void arch_release_console(void)
208
{
209
    i8042_release();
210
}
1702 cejka 211
 
212
 /** @}
213
 */
214