Subversion Repositories HelenOS

Rev

Rev 597 | Rev 803 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
173 jermar 1
/*
2
 * Copyright (C) 2005 Jakub Jermar
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
29
#ifndef __amd64_ASM_H__
30
#define __amd64_ASM_H__
31
 
32
#include <arch/types.h>
33
#include <config.h>
34
 
597 jermar 35
extern void asm_delay_loop(__u32 t);
36
extern void asm_fake_loop(__u32 t);
200 palkovsky 37
 
253 jermar 38
/** Return base address of current stack.
39
 *
40
 * Return the base address of the current stack.
41
 * The stack is assumed to be STACK_SIZE bytes long.
42
 * The stack must start on page boundary.
43
 */
173 jermar 44
static inline __address get_stack_base(void)
45
{
226 palkovsky 46
    __address v;
47
 
48
    __asm__ volatile ("andq %%rsp, %0\n" : "=r" (v) : "0" (~((__u64)STACK_SIZE-1)));
49
 
50
    return v;
173 jermar 51
}
52
 
348 jermar 53
static inline void cpu_sleep(void) { __asm__ volatile ("hlt\n"); };
54
static inline void cpu_halt(void) { __asm__ volatile ("hlt\n"); };
197 palkovsky 55
 
200 palkovsky 56
 
625 palkovsky 57
/** Byte from port
58
 *
59
 * Get byte from port
60
 *
61
 * @param port Port to read from
62
 * @return Value read
63
 */
64
static inline __u8 inb(__u16 port) { __u8 val; __asm__ volatile ("inb %w1, %b0 \n" : "=a" (val) : "d" (port) ); return val; }
200 palkovsky 65
 
625 palkovsky 66
/** Byte to port
67
 *
68
 * Output byte to port
69
 *
70
 * @param port Port to write to
71
 * @param val Value to write
72
 */
73
static inline void outb(__u16 port, __u8 val) { __asm__ volatile ("outb %b0, %w1\n" : : "a" (val), "d" (port) ); }
200 palkovsky 74
 
413 jermar 75
/** Enable interrupts.
200 palkovsky 76
 *
77
 * Enable interrupts and return previous
78
 * value of EFLAGS.
413 jermar 79
 *
80
 * @return Old interrupt priority level.
200 palkovsky 81
 */
413 jermar 82
static inline ipl_t interrupts_enable(void) {
83
    ipl_t v;
200 palkovsky 84
    __asm__ volatile (
85
        "pushfq\n"
86
        "popq %0\n"
87
        "sti\n"
88
        : "=r" (v)
89
    );
90
    return v;
91
}
92
 
413 jermar 93
/** Disable interrupts.
200 palkovsky 94
 *
95
 * Disable interrupts and return previous
96
 * value of EFLAGS.
413 jermar 97
 *
98
 * @return Old interrupt priority level.
200 palkovsky 99
 */
413 jermar 100
static inline ipl_t interrupts_disable(void) {
101
    ipl_t v;
200 palkovsky 102
    __asm__ volatile (
103
        "pushfq\n"
104
        "popq %0\n"
105
        "cli\n"
106
        : "=r" (v)
107
        );
108
    return v;
109
}
110
 
413 jermar 111
/** Restore interrupt priority level.
200 palkovsky 112
 *
113
 * Restore EFLAGS.
413 jermar 114
 *
115
 * @param ipl Saved interrupt priority level.
200 palkovsky 116
 */
413 jermar 117
static inline void interrupts_restore(ipl_t ipl) {
200 palkovsky 118
    __asm__ volatile (
119
        "pushq %0\n"
120
        "popfq\n"
413 jermar 121
        : : "r" (ipl)
200 palkovsky 122
        );
123
}
124
 
413 jermar 125
/** Return interrupt priority level.
206 palkovsky 126
 *
127
 * Return EFLAFS.
413 jermar 128
 *
129
 * @return Current interrupt priority level.
206 palkovsky 130
 */
413 jermar 131
static inline ipl_t interrupts_read(void) {
132
    ipl_t v;
206 palkovsky 133
    __asm__ volatile (
134
        "pushfq\n"
135
        "popq %0\n"
136
        : "=r" (v)
137
    );
138
    return v;
139
}
200 palkovsky 140
 
282 palkovsky 141
/** Read CR0
142
 *
143
 * Return value in CR0
144
 *
145
 * @return Value read.
146
 */
147
static inline __u64 read_cr0(void)
148
{
149
    __u64 v;
348 jermar 150
    __asm__ volatile ("movq %%cr0,%0\n" : "=r" (v));
282 palkovsky 151
    return v;
152
}
153
 
216 palkovsky 154
/** Read CR2
155
 *
156
 * Return value in CR2
157
 *
158
 * @return Value read.
159
 */
282 palkovsky 160
static inline __u64 read_cr2(void)
161
{
162
    __u64 v;
348 jermar 163
    __asm__ volatile ("movq %%cr2,%0\n" : "=r" (v));
282 palkovsky 164
    return v;
165
}
216 palkovsky 166
 
219 palkovsky 167
/** Write CR3
168
 *
169
 * Write value to CR3.
170
 *
171
 * @param v Value to be written.
172
 */
282 palkovsky 173
static inline void write_cr3(__u64 v)
174
{
175
    __asm__ volatile ("movq %0,%%cr3\n" : : "r" (v));
176
}
216 palkovsky 177
 
219 palkovsky 178
/** Read CR3
179
 *
180
 * Return value in CR3
181
 *
182
 * @return Value read.
183
 */
282 palkovsky 184
static inline __u64 read_cr3(void)
185
{
186
    __u64 v;
187
    __asm__ volatile ("movq %%cr3,%0" : "=r" (v));
188
    return v;
189
}
219 palkovsky 190
 
191
 
268 palkovsky 192
/** Enable local APIC
193
 *
194
 * Enable local APIC in MSR.
195
 */
196
static inline void enable_l_apic_in_msr()
197
{
198
    __asm__ volatile (
348 jermar 199
        "movl $0x1b, %%ecx\n"
200
        "rdmsr\n"
201
        "orl $(1<<11),%%eax\n"
202
        "orl $(0xfee00000),%%eax\n"
203
        "wrmsr\n"
268 palkovsky 204
        :
205
        :
206
        :"%eax","%ecx","%edx"
207
        );
208
}
209
 
581 palkovsky 210
static inline __address * get_ip()
211
{
212
    __address *ip;
213
 
214
    __asm__ volatile (
215
        "mov %%rip, %0"
216
        : "=r" (ip)
217
        );
218
    return ip;
219
}
220
 
597 jermar 221
/** Invalidate TLB Entry.
222
 *
223
 * @param addr Address on a page whose TLB entry is to be invalidated.
224
 */
225
static inline void invlpg(__address addr)
226
{
227
        __asm__ volatile ("invlpg %0\n" :: "m" (addr));
228
}
581 palkovsky 229
 
206 palkovsky 230
extern size_t interrupt_handler_size;
231
extern void interrupt_handlers(void);
232
 
173 jermar 233
#endif