Rev 3655 | Rev 3790 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 664 | jermar | 1 | /* |
| 2071 | jermar | 2 | * Copyright (c) 2005 Jakub Jermar |
| 664 | jermar | 3 | * All rights reserved. |
| 4 | * |
||
| 5 | * Redistribution and use in source and binary forms, with or without |
||
| 6 | * modification, are permitted provided that the following conditions |
||
| 7 | * are met: |
||
| 8 | * |
||
| 9 | * - Redistributions of source code must retain the above copyright |
||
| 10 | * notice, this list of conditions and the following disclaimer. |
||
| 11 | * - Redistributions in binary form must reproduce the above copyright |
||
| 12 | * notice, this list of conditions and the following disclaimer in the |
||
| 13 | * documentation and/or other materials provided with the distribution. |
||
| 14 | * - The name of the author may not be used to endorse or promote products |
||
| 15 | * derived from this software without specific prior written permission. |
||
| 16 | * |
||
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
| 27 | */ |
||
| 28 | |||
| 1705 | cejka | 29 | /** @addtogroup sparc64interrupt |
| 1702 | cejka | 30 | * @{ |
| 31 | */ |
||
| 32 | /** @file |
||
| 33 | */ |
||
| 34 | |||
| 664 | jermar | 35 | #include <arch/interrupt.h> |
| 2089 | decky | 36 | #include <arch/sparc64.h> |
| 1849 | jermar | 37 | #include <arch/trap/interrupt.h> |
| 664 | jermar | 38 | #include <interrupt.h> |
| 1920 | jermar | 39 | #include <ddi/irq.h> |
| 747 | jermar | 40 | #include <arch/types.h> |
| 664 | jermar | 41 | #include <debug.h> |
| 1849 | jermar | 42 | #include <arch/asm.h> |
| 43 | #include <arch/barrier.h> |
||
| 1875 | jermar | 44 | #include <print.h> |
| 1904 | jermar | 45 | #include <arch.h> |
| 46 | #include <mm/tlb.h> |
||
| 47 | #include <config.h> |
||
| 1922 | jermar | 48 | #include <synch/spinlock.h> |
| 1849 | jermar | 49 | |
| 664 | jermar | 50 | /** Register Interrupt Level Handler. |
| 51 | * |
||
| 52 | * @param n Interrupt Level (1 - 15). |
||
| 53 | * @param name Short descriptive string. |
||
| 54 | * @param f Handler. |
||
| 55 | */ |
||
| 56 | void interrupt_register(int n, const char *name, iroutine f) |
||
| 57 | { |
||
| 58 | ASSERT(n >= IVT_FIRST && n <= IVT_ITEMS); |
||
| 59 | |||
| 60 | exc_register(n - 1, name, f); |
||
| 61 | } |
||
| 1265 | jermar | 62 | |
| 1919 | jermar | 63 | /** Process hardware interrupt. |
| 64 | * |
||
| 65 | * @param n Ignored. |
||
| 66 | * @param istate Ignored. |
||
| 67 | */ |
||
| 1861 | jermar | 68 | void interrupt(int n, istate_t *istate) |
| 1849 | jermar | 69 | { |
| 3672 | jermar | 70 | uint64_t status; |
| 1849 | jermar | 71 | uint64_t intrcv; |
| 72 | uint64_t data0; |
||
| 3672 | jermar | 73 | status = asi_u64_read(ASI_INTR_DISPATCH_STATUS, 0); |
| 74 | if (status & (!INTR_DISPATCH_STATUS_BUSY)) |
||
| 75 | panic("Interrupt Dispatch Status busy bit not set\n"); |
||
| 1849 | jermar | 76 | |
| 77 | intrcv = asi_u64_read(ASI_INTR_RECEIVE, 0); |
||
| 3672 | jermar | 78 | #if defined (US) |
| 79 | data0 = asi_u64_read(ASI_INTR_R, ASI_UDB_INTR_R_DATA_0); |
||
| 80 | #elif defined (US3) |
||
| 81 | data0 = asi_u64_read(ASI_INTR_R, VA_INTR_R_DATA_0); |
||
| 82 | #endif |
||
| 1849 | jermar | 83 | |
| 1922 | jermar | 84 | irq_t *irq = irq_dispatch_and_lock(data0); |
| 1919 | jermar | 85 | if (irq) { |
| 1849 | jermar | 86 | /* |
| 1919 | jermar | 87 | * The IRQ handler was found. |
| 1849 | jermar | 88 | */ |
| 1919 | jermar | 89 | irq->handler(irq, irq->arg); |
| 3655 | jermar | 90 | /* |
| 91 | * See if there is a clear-interrupt-routine and call it. |
||
| 92 | */ |
||
| 93 | if (irq->cir) { |
||
| 94 | irq->cir(irq->cir_arg, irq->inr); |
||
| 95 | } |
||
| 1922 | jermar | 96 | spinlock_unlock(&irq->lock); |
| 1919 | jermar | 97 | } else if (data0 > config.base) { |
| 98 | /* |
||
| 99 | * This is a cross-call. |
||
| 2134 | jermar | 100 | * data0 contains address of the kernel function. |
| 1919 | jermar | 101 | * We call the function only after we verify |
| 2134 | jermar | 102 | * it is one of the supported ones. |
| 1919 | jermar | 103 | */ |
| 1904 | jermar | 104 | #ifdef CONFIG_SMP |
| 1919 | jermar | 105 | if (data0 == (uintptr_t) tlb_shootdown_ipi_recv) { |
| 106 | tlb_shootdown_ipi_recv(); |
||
| 107 | } |
||
| 1904 | jermar | 108 | #endif |
| 1919 | jermar | 109 | } else { |
| 110 | /* |
||
| 111 | * Spurious interrupt. |
||
| 112 | */ |
||
| 113 | #ifdef CONFIG_DEBUG |
||
| 3071 | decky | 114 | printf("cpu%u: spurious interrupt (intrcv=%#" PRIx64 |
| 3655 | jermar | 115 | ", data0=%#" PRIx64 ")\n", CPU->id, intrcv, data0); |
| 1919 | jermar | 116 | #endif |
| 1849 | jermar | 117 | } |
| 118 | |||
| 119 | membar(); |
||
| 120 | asi_u64_write(ASI_INTR_RECEIVE, 0, 0); |
||
| 121 | } |
||
| 122 | |||
| 1703 | jermar | 123 | /** @} |
| 1702 | cejka | 124 | */ |