Subversion Repositories HelenOS

Rev

Rev 3902 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
418 jermar 1
/*
2071 jermar 2
 * Copyright (c) 2005 Jakub Jermar
418 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1784 jermar 29
/** @addtogroup sparc64
1702 cejka 30
 * @{
31
 */
32
/** @file
33
 */
34
 
1784 jermar 35
#ifndef KERN_sparc64_ASM_H_
36
#define KERN_sparc64_ASM_H_
418 jermar 37
 
2089 decky 38
#include <arch/arch.h>
418 jermar 39
#include <arch/types.h>
3071 decky 40
#include <typedefs.h>
2089 decky 41
#include <align.h>
650 jermar 42
#include <arch/register.h>
418 jermar 43
#include <config.h>
1885 jermar 44
#include <arch/stack.h>
3580 jermar 45
#include <arch/barrier.h>
418 jermar 46
 
3929 jermar 47
static inline void pio_write_8(ioport8_t *port, uint8_t v)
3577 vana 48
{
3929 jermar 49
    *port = v;
3580 jermar 50
    memory_barrier();
3577 vana 51
}
52
 
3929 jermar 53
static inline void pio_write_16(ioport16_t *port, uint16_t v)
3577 vana 54
{
3929 jermar 55
    *port = v;
3580 jermar 56
    memory_barrier();
3577 vana 57
}
58
 
3929 jermar 59
static inline void pio_write_32(ioport32_t *port, uint32_t v)
3577 vana 60
{
3929 jermar 61
    *port = v;
3580 jermar 62
    memory_barrier();
3577 vana 63
}
64
 
3929 jermar 65
static inline uint8_t pio_read_8(ioport8_t *port)
3580 jermar 66
{
67
    uint8_t rv;
3577 vana 68
 
3929 jermar 69
    rv = *port;
3580 jermar 70
    memory_barrier();
3577 vana 71
 
3580 jermar 72
    return rv;
3577 vana 73
}
74
 
3929 jermar 75
static inline uint16_t pio_read_16(ioport16_t *port)
3577 vana 76
{
3580 jermar 77
    uint16_t rv;
78
 
3929 jermar 79
    rv = *port;
3580 jermar 80
    memory_barrier();
81
 
82
    return rv;
3577 vana 83
}
84
 
3929 jermar 85
static inline uint32_t pio_read_32(ioport32_t *port)
3577 vana 86
{
3580 jermar 87
    uint32_t rv;
3577 vana 88
 
3929 jermar 89
    rv = *port;
3580 jermar 90
    memory_barrier();
3577 vana 91
 
3580 jermar 92
    return rv;
93
}
3577 vana 94
 
650 jermar 95
/** Read Processor State register.
96
 *
97
 * @return Value of PSTATE register.
98
 */
1780 jermar 99
static inline uint64_t pstate_read(void)
650 jermar 100
{
1780 jermar 101
    uint64_t v;
650 jermar 102
 
2082 decky 103
    asm volatile ("rdpr %%pstate, %0\n" : "=r" (v));
650 jermar 104
 
105
    return v;
106
}
107
 
108
/** Write Processor State register.
109
 *
1708 jermar 110
 * @param v New value of PSTATE register.
650 jermar 111
 */
1780 jermar 112
static inline void pstate_write(uint64_t v)
650 jermar 113
{
2082 decky 114
    asm volatile ("wrpr %0, %1, %%pstate\n" : : "r" (v), "i" (0));
650 jermar 115
}
116
 
658 jermar 117
/** Read TICK_compare Register.
118
 *
119
 * @return Value of TICK_comapre register.
120
 */
1780 jermar 121
static inline uint64_t tick_compare_read(void)
658 jermar 122
{
1780 jermar 123
    uint64_t v;
658 jermar 124
 
2082 decky 125
    asm volatile ("rd %%tick_cmpr, %0\n" : "=r" (v));
658 jermar 126
 
127
    return v;
128
}
650 jermar 129
 
658 jermar 130
/** Write TICK_compare Register.
131
 *
1708 jermar 132
 * @param v New value of TICK_comapre register.
658 jermar 133
 */
1780 jermar 134
static inline void tick_compare_write(uint64_t v)
658 jermar 135
{
2082 decky 136
    asm volatile ("wr %0, %1, %%tick_cmpr\n" : : "r" (v), "i" (0));
658 jermar 137
}
138
 
3672 jermar 139
/** Read STICK_compare Register.
140
 *
141
 * @return Value of STICK_compare register.
142
 */
143
static inline uint64_t stick_compare_read(void)
144
{
145
    uint64_t v;
146
 
147
    asm volatile ("rd %%asr25, %0\n" : "=r" (v));
148
 
149
    return v;
150
}
151
 
152
/** Write STICK_compare Register.
153
 *
154
 * @param v New value of STICK_comapre register.
155
 */
156
static inline void stick_compare_write(uint64_t v)
157
{
158
    asm volatile ("wr %0, %1, %%asr25\n" : : "r" (v), "i" (0));
159
}
160
 
658 jermar 161
/** Read TICK Register.
162
 *
163
 * @return Value of TICK register.
164
 */
1780 jermar 165
static inline uint64_t tick_read(void)
658 jermar 166
{
1780 jermar 167
    uint64_t v;
658 jermar 168
 
2082 decky 169
    asm volatile ("rdpr %%tick, %0\n" : "=r" (v));
658 jermar 170
 
171
    return v;
172
}
173
 
174
/** Write TICK Register.
175
 *
1708 jermar 176
 * @param v New value of TICK register.
658 jermar 177
 */
1780 jermar 178
static inline void tick_write(uint64_t v)
658 jermar 179
{
2082 decky 180
    asm volatile ("wrpr %0, %1, %%tick\n" : : "r" (v), "i" (0));
658 jermar 181
}
182
 
1882 jermar 183
/** Read FPRS Register.
184
 *
185
 * @return Value of FPRS register.
186
 */
187
static inline uint64_t fprs_read(void)
188
{
189
    uint64_t v;
190
 
2082 decky 191
    asm volatile ("rd %%fprs, %0\n" : "=r" (v));
1882 jermar 192
 
193
    return v;
194
}
195
 
196
/** Write FPRS Register.
197
 *
198
 * @param v New value of FPRS register.
199
 */
200
static inline void fprs_write(uint64_t v)
201
{
2082 decky 202
    asm volatile ("wr %0, %1, %%fprs\n" : : "r" (v), "i" (0));
1882 jermar 203
}
204
 
664 jermar 205
/** Read SOFTINT Register.
206
 *
207
 * @return Value of SOFTINT register.
208
 */
1780 jermar 209
static inline uint64_t softint_read(void)
664 jermar 210
{
1780 jermar 211
    uint64_t v;
658 jermar 212
 
2082 decky 213
    asm volatile ("rd %%softint, %0\n" : "=r" (v));
664 jermar 214
 
215
    return v;
216
}
217
 
218
/** Write SOFTINT Register.
219
 *
1708 jermar 220
 * @param v New value of SOFTINT register.
664 jermar 221
 */
1780 jermar 222
static inline void softint_write(uint64_t v)
664 jermar 223
{
2082 decky 224
    asm volatile ("wr %0, %1, %%softint\n" : : "r" (v), "i" (0));
664 jermar 225
}
226
 
665 jermar 227
/** Write CLEAR_SOFTINT Register.
228
 *
229
 * Bits set in CLEAR_SOFTINT register will be cleared in SOFTINT register.
230
 *
1708 jermar 231
 * @param v New value of CLEAR_SOFTINT register.
665 jermar 232
 */
1780 jermar 233
static inline void clear_softint_write(uint64_t v)
665 jermar 234
{
2082 decky 235
    asm volatile ("wr %0, %1, %%clear_softint\n" : : "r" (v), "i" (0));
665 jermar 236
}
237
 
1849 jermar 238
/** Write SET_SOFTINT Register.
239
 *
240
 * Bits set in SET_SOFTINT register will be set in SOFTINT register.
241
 *
242
 * @param v New value of SET_SOFTINT register.
243
 */
244
static inline void set_softint_write(uint64_t v)
245
{
2082 decky 246
    asm volatile ("wr %0, %1, %%set_softint\n" : : "r" (v), "i" (0));
1849 jermar 247
}
248
 
418 jermar 249
/** Enable interrupts.
250
 *
251
 * Enable interrupts and return previous
252
 * value of IPL.
253
 *
254
 * @return Old interrupt priority level.
255
 */
256
static inline ipl_t interrupts_enable(void) {
650 jermar 257
    pstate_reg_t pstate;
1780 jermar 258
    uint64_t value;
650 jermar 259
 
260
    value = pstate_read();
261
    pstate.value = value;
262
    pstate.ie = true;
263
    pstate_write(pstate.value);
264
 
265
    return (ipl_t) value;
418 jermar 266
}
267
 
268
/** Disable interrupts.
269
 *
270
 * Disable interrupts and return previous
271
 * value of IPL.
272
 *
273
 * @return Old interrupt priority level.
274
 */
275
static inline ipl_t interrupts_disable(void) {
650 jermar 276
    pstate_reg_t pstate;
1780 jermar 277
    uint64_t value;
650 jermar 278
 
279
    value = pstate_read();
280
    pstate.value = value;
281
    pstate.ie = false;
282
    pstate_write(pstate.value);
283
 
284
    return (ipl_t) value;
418 jermar 285
}
286
 
287
/** Restore interrupt priority level.
288
 *
289
 * Restore IPL.
290
 *
291
 * @param ipl Saved interrupt priority level.
292
 */
293
static inline void interrupts_restore(ipl_t ipl) {
650 jermar 294
    pstate_reg_t pstate;
295
 
296
    pstate.value = pstate_read();
297
    pstate.ie = ((pstate_reg_t) ipl).ie;
298
    pstate_write(pstate.value);
418 jermar 299
}
300
 
301
/** Return interrupt priority level.
302
 *
303
 * Return IPL.
304
 *
305
 * @return Current interrupt priority level.
306
 */
307
static inline ipl_t interrupts_read(void) {
650 jermar 308
    return (ipl_t) pstate_read();
418 jermar 309
}
310
 
311
/** Return base address of current stack.
312
 *
313
 * Return the base address of the current stack.
314
 * The stack is assumed to be STACK_SIZE bytes long.
315
 * The stack must start on page boundary.
316
 */
1780 jermar 317
static inline uintptr_t get_stack_base(void)
418 jermar 318
{
1885 jermar 319
    uintptr_t unbiased_sp;
426 jermar 320
 
2082 decky 321
    asm volatile ("add %%sp, %1, %0\n" : "=r" (unbiased_sp) : "i" (STACK_BIAS));
426 jermar 322
 
1885 jermar 323
    return ALIGN_DOWN(unbiased_sp, STACK_SIZE);
418 jermar 324
}
325
 
640 jermar 326
/** Read Version Register.
327
 *
328
 * @return Value of VER register.
329
 */
1780 jermar 330
static inline uint64_t ver_read(void)
640 jermar 331
{
1780 jermar 332
    uint64_t v;
640 jermar 333
 
2082 decky 334
    asm volatile ("rdpr %%ver, %0\n" : "=r" (v));
640 jermar 335
 
336
    return v;
337
}
338
 
2068 jermar 339
/** Read Trap Program Counter register.
529 jermar 340
 *
2068 jermar 341
 * @return Current value in TPC.
529 jermar 342
 */
2068 jermar 343
static inline uint64_t tpc_read(void)
529 jermar 344
{
1780 jermar 345
    uint64_t v;
529 jermar 346
 
2082 decky 347
    asm volatile ("rdpr %%tpc, %0\n" : "=r" (v));
529 jermar 348
 
349
    return v;
350
}
351
 
2068 jermar 352
/** Read Trap Level register.
873 jermar 353
 *
2068 jermar 354
 * @return Current value in TL.
873 jermar 355
 */
2068 jermar 356
static inline uint64_t tl_read(void)
873 jermar 357
{
1780 jermar 358
    uint64_t v;
873 jermar 359
 
2082 decky 360
    asm volatile ("rdpr %%tl, %0\n" : "=r" (v));
873 jermar 361
 
362
    return v;
363
}
364
 
2068 jermar 365
/** Read Trap Base Address register.
883 jermar 366
 *
2068 jermar 367
 * @return Current value in TBA.
883 jermar 368
 */
2068 jermar 369
static inline uint64_t tba_read(void)
883 jermar 370
{
1780 jermar 371
    uint64_t v;
883 jermar 372
 
2082 decky 373
    asm volatile ("rdpr %%tba, %0\n" : "=r" (v));
883 jermar 374
 
375
    return v;
376
}
873 jermar 377
 
529 jermar 378
/** Write Trap Base Address register.
379
 *
1708 jermar 380
 * @param v New value of TBA.
529 jermar 381
 */
1780 jermar 382
static inline void tba_write(uint64_t v)
529 jermar 383
{
2082 decky 384
    asm volatile ("wrpr %0, %1, %%tba\n" : : "r" (v), "i" (0));
529 jermar 385
}
386
 
1780 jermar 387
/** Load uint64_t from alternate space.
569 jermar 388
 *
389
 * @param asi ASI determining the alternate space.
390
 * @param va Virtual address within the ASI.
391
 *
392
 * @return Value read from the virtual address in the specified address space.
393
 */
1780 jermar 394
static inline uint64_t asi_u64_read(asi_t asi, uintptr_t va)
569 jermar 395
{
1780 jermar 396
    uint64_t v;
569 jermar 397
 
2082 decky 398
    asm volatile ("ldxa [%1] %2, %0\n" : "=r" (v) : "r" (va), "i" ((unsigned) asi));
569 jermar 399
 
400
    return v;
401
}
529 jermar 402
 
1780 jermar 403
/** Store uint64_t to alternate space.
569 jermar 404
 *
405
 * @param asi ASI determining the alternate space.
406
 * @param va Virtual address within the ASI.
407
 * @param v Value to be written.
408
 */
1780 jermar 409
static inline void asi_u64_write(asi_t asi, uintptr_t va, uint64_t v)
569 jermar 410
{
2082 decky 411
    asm volatile ("stxa %0, [%1] %2\n" : :  "r" (v), "r" (va), "i" ((unsigned) asi) : "memory");
569 jermar 412
}
413
 
1855 jermar 414
/** Flush all valid register windows to memory. */
415
static inline void flushw(void)
416
{
2082 decky 417
    asm volatile ("flushw\n");
1855 jermar 418
}
419
 
1865 jermar 420
/** Switch to nucleus by setting TL to 1. */
421
static inline void nucleus_enter(void)
422
{
2082 decky 423
    asm volatile ("wrpr %g0, 1, %tl\n");
1865 jermar 424
}
425
 
426
/** Switch from nucleus by setting TL to 0. */
427
static inline void nucleus_leave(void)
428
{
2082 decky 429
    asm volatile ("wrpr %g0, %g0, %tl\n");
1865 jermar 430
}
431
 
1856 jermar 432
extern void cpu_halt(void);
433
extern void cpu_sleep(void);
1881 jermar 434
extern void asm_delay_loop(const uint32_t usec);
418 jermar 435
 
1856 jermar 436
extern uint64_t read_from_ag_g7(void);
437
extern void write_to_ag_g6(uint64_t val);
438
extern void write_to_ag_g7(uint64_t val);
439
extern void write_to_ig_g6(uint64_t val);
440
 
1864 jermar 441
extern void switch_to_userspace(uint64_t pc, uint64_t sp, uint64_t uarg);
1860 jermar 442
 
418 jermar 443
#endif
1702 cejka 444
 
1784 jermar 445
/** @}
1702 cejka 446
 */