Subversion Repositories HelenOS

Rev

Rev 1956 | Rev 2107 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 jermar 1
/*
2
 * Copyright (C) 2001-2004 Jakub Jermar
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1754 jermar 29
/** @addtogroup ia32   
1702 cejka 30
 * @{
31
 */
1754 jermar 32
/**
33
 * @file
34
 * @brief   i8254 chip driver.
35
 *
36
 * Low level time functions.
1702 cejka 37
 */
38
 
1 jermar 39
#include <arch/types.h>
40
#include <time/clock.h>
41
#include <time/delay.h>
2018 decky 42
#include <arch/cycle.h>
1 jermar 43
#include <arch/interrupt.h>
1477 decky 44
#include <arch/drivers/i8259.h>
45
#include <arch/drivers/i8254.h>
1 jermar 46
#include <cpu.h>
47
#include <config.h>
48
#include <arch/pm.h>
49
#include <arch/asm.h>
195 vana 50
#include <arch/cpuid.h>
1 jermar 51
#include <arch.h>
195 vana 52
#include <time/delay.h>
1956 decky 53
#include <ddi/irq.h>
54
#include <ddi/device.h>
1 jermar 55
 
56
#define CLK_PORT1   0x40
57
#define CLK_PORT4   0x43
58
 
59
#define CLK_CONST   1193180
60
#define MAGIC_NUMBER    1194
61
 
1956 decky 62
static irq_t i8254_irq;
576 palkovsky 63
 
1956 decky 64
static irq_ownership_t i8254_claim(void)
65
{
66
    return IRQ_ACCEPT;
67
}
68
 
69
static void i8254_irq_handler(irq_t *irq, void *arg, ...)
70
{
71
    clock();
72
}
73
 
1 jermar 74
void i8254_init(void)
75
{
1956 decky 76
    irq_initialize(&i8254_irq);
77
    i8254_irq.devno = device_assign_devno();
78
    i8254_irq.inr = IRQ_CLK;
79
    i8254_irq.claim = i8254_claim;
80
    i8254_irq.handler = i8254_irq_handler;
81
    irq_register(&i8254_irq);
82
 
1 jermar 83
    i8254_normal_operation();
84
}
85
 
86
void i8254_normal_operation(void)
87
{
88
    outb(CLK_PORT4, 0x36);
1956 decky 89
    pic_disable_irqs(1 << IRQ_CLK);
90
    outb(CLK_PORT1, (CLK_CONST / HZ) & 0xf);
91
    outb(CLK_PORT1, (CLK_CONST / HZ) >> 8);
92
    pic_enable_irqs(1 << IRQ_CLK);
1 jermar 93
}
94
 
95
#define LOOPS 150000
96
#define SHIFT 11
97
void i8254_calibrate_delay_loop(void)
98
{
1780 jermar 99
    uint64_t clk1, clk2;
100
    uint32_t t1, t2, o1, o2;
101
    uint8_t not_ok;
1 jermar 102
 
103
 
104
    /*
105
     * One-shot timer. Count-down from 0xffff at 1193180Hz
106
     * MAGIC_NUMBER is the magic value for 1ms.
107
     */
108
    outb(CLK_PORT4, 0x30);
109
    outb(CLK_PORT1, 0xff);
110
    outb(CLK_PORT1, 0xff);
111
 
112
    do {
125 jermar 113
        /* will read both status and count */
1 jermar 114
        outb(CLK_PORT4, 0xc2);
115
        not_ok = (inb(CLK_PORT1)>>6)&1;
116
        t1 = inb(CLK_PORT1);
117
        t1 |= inb(CLK_PORT1) << 8;
118
    } while (not_ok);
119
 
120
    asm_delay_loop(LOOPS);
121
 
122
    outb(CLK_PORT4, 0xd2);
123
    t2 = inb(CLK_PORT1);
124
    t2 |= inb(CLK_PORT1) << 8;
125
 
126
    /*
127
     * We want to determine the overhead of the calibrating mechanism.
128
     */
129
    outb(CLK_PORT4, 0xd2);
130
    o1 = inb(CLK_PORT1);
131
    o1 |= inb(CLK_PORT1) << 8;
132
 
133
    asm_fake_loop(LOOPS);
134
 
135
    outb(CLK_PORT4, 0xd2);
136
    o2 = inb(CLK_PORT1);
137
    o2 |= inb(CLK_PORT1) << 8;
138
 
125 jermar 139
    CPU->delay_loop_const = ((MAGIC_NUMBER*LOOPS)/1000) / ((t1-t2)-(o1-o2)) + (((MAGIC_NUMBER*LOOPS)/1000) % ((t1-t2)-(o1-o2)) ? 1 : 0);
1 jermar 140
 
2018 decky 141
    clk1 = get_cycle();
142
    delay(1 << SHIFT);
143
    clk2 = get_cycle();
1 jermar 144
 
2018 decky 145
    CPU->frequency_mhz = (clk2 - clk1) >> SHIFT;
1 jermar 146
 
147
    return;
148
}
149
 
1754 jermar 150
/** @}
1702 cejka 151
 */