Subversion Repositories HelenOS

Rev

Rev 2082 | Rev 2452 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
173 jermar 1
/*
2071 jermar 2
 * Copyright (c) 2005 Jakub Jermar
173 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1888 jermar 29
/** @addtogroup amd64  
1702 cejka 30
 * @{
31
 */
32
/** @file
33
 */
34
 
1888 jermar 35
#ifndef KERN_amd64_ASM_H_
36
#define KERN_amd64_ASM_H_
173 jermar 37
 
38
#include <config.h>
39
 
1780 jermar 40
extern void asm_delay_loop(uint32_t t);
41
extern void asm_fake_loop(uint32_t t);
200 palkovsky 42
 
253 jermar 43
/** Return base address of current stack.
44
 *
45
 * Return the base address of the current stack.
46
 * The stack is assumed to be STACK_SIZE bytes long.
47
 * The stack must start on page boundary.
48
 */
1780 jermar 49
static inline uintptr_t get_stack_base(void)
173 jermar 50
{
1780 jermar 51
    uintptr_t v;
226 palkovsky 52
 
2082 decky 53
    asm volatile ("andq %%rsp, %0\n" : "=r" (v) : "0" (~((uint64_t)STACK_SIZE-1)));
226 palkovsky 54
 
55
    return v;
173 jermar 56
}
57
 
348 jermar 58
static inline void cpu_sleep(void) { __asm__ volatile ("hlt\n"); };
59
static inline void cpu_halt(void) { __asm__ volatile ("hlt\n"); };
197 palkovsky 60
 
200 palkovsky 61
 
625 palkovsky 62
/** Byte from port
63
 *
64
 * Get byte from port
65
 *
66
 * @param port Port to read from
67
 * @return Value read
68
 */
1780 jermar 69
static inline uint8_t inb(uint16_t port) { uint8_t val; __asm__ volatile ("inb %w1, %b0 \n" : "=a" (val) : "d" (port) ); return val; }
200 palkovsky 70
 
625 palkovsky 71
/** Byte to port
72
 *
73
 * Output byte to port
74
 *
75
 * @param port Port to write to
76
 * @param val Value to write
77
 */
1780 jermar 78
static inline void outb(uint16_t port, uint8_t val) { __asm__ volatile ("outb %b0, %w1\n" : : "a" (val), "d" (port) ); }
200 palkovsky 79
 
806 palkovsky 80
/** Swap Hidden part of GS register with visible one */
81
static inline void swapgs(void) { __asm__ volatile("swapgs"); }
82
 
413 jermar 83
/** Enable interrupts.
200 palkovsky 84
 *
85
 * Enable interrupts and return previous
86
 * value of EFLAGS.
413 jermar 87
 *
88
 * @return Old interrupt priority level.
200 palkovsky 89
 */
413 jermar 90
static inline ipl_t interrupts_enable(void) {
91
    ipl_t v;
200 palkovsky 92
    __asm__ volatile (
93
        "pushfq\n"
94
        "popq %0\n"
95
        "sti\n"
96
        : "=r" (v)
97
    );
98
    return v;
99
}
100
 
413 jermar 101
/** Disable interrupts.
200 palkovsky 102
 *
103
 * Disable interrupts and return previous
104
 * value of EFLAGS.
413 jermar 105
 *
106
 * @return Old interrupt priority level.
200 palkovsky 107
 */
413 jermar 108
static inline ipl_t interrupts_disable(void) {
109
    ipl_t v;
200 palkovsky 110
    __asm__ volatile (
111
        "pushfq\n"
112
        "popq %0\n"
113
        "cli\n"
114
        : "=r" (v)
115
        );
116
    return v;
117
}
118
 
413 jermar 119
/** Restore interrupt priority level.
200 palkovsky 120
 *
121
 * Restore EFLAGS.
413 jermar 122
 *
123
 * @param ipl Saved interrupt priority level.
200 palkovsky 124
 */
413 jermar 125
static inline void interrupts_restore(ipl_t ipl) {
200 palkovsky 126
    __asm__ volatile (
127
        "pushq %0\n"
128
        "popfq\n"
413 jermar 129
        : : "r" (ipl)
200 palkovsky 130
        );
131
}
132
 
413 jermar 133
/** Return interrupt priority level.
206 palkovsky 134
 *
135
 * Return EFLAFS.
413 jermar 136
 *
137
 * @return Current interrupt priority level.
206 palkovsky 138
 */
413 jermar 139
static inline ipl_t interrupts_read(void) {
140
    ipl_t v;
206 palkovsky 141
    __asm__ volatile (
142
        "pushfq\n"
143
        "popq %0\n"
144
        : "=r" (v)
145
    );
146
    return v;
147
}
200 palkovsky 148
 
803 palkovsky 149
/** Write to MSR */
1780 jermar 150
static inline void write_msr(uint32_t msr, uint64_t value)
803 palkovsky 151
{
152
    __asm__ volatile (
153
        "wrmsr;" : : "c" (msr),
1780 jermar 154
        "a" ((uint32_t)(value)),
155
        "d" ((uint32_t)(value >> 32))
803 palkovsky 156
        );
157
}
219 palkovsky 158
 
1780 jermar 159
static inline unative_t read_msr(uint32_t msr)
803 palkovsky 160
{
1780 jermar 161
    uint32_t ax, dx;
803 palkovsky 162
 
163
    __asm__ volatile (
164
        "rdmsr;" : "=a"(ax), "=d"(dx) : "c" (msr)
165
        );
1780 jermar 166
    return ((uint64_t)dx << 32) | ax;
803 palkovsky 167
}
168
 
169
 
268 palkovsky 170
/** Enable local APIC
171
 *
172
 * Enable local APIC in MSR.
173
 */
174
static inline void enable_l_apic_in_msr()
175
{
176
    __asm__ volatile (
348 jermar 177
        "movl $0x1b, %%ecx\n"
178
        "rdmsr\n"
179
        "orl $(1<<11),%%eax\n"
180
        "orl $(0xfee00000),%%eax\n"
181
        "wrmsr\n"
268 palkovsky 182
        :
183
        :
184
        :"%eax","%ecx","%edx"
185
        );
186
}
187
 
1780 jermar 188
static inline uintptr_t * get_ip()
581 palkovsky 189
{
1780 jermar 190
    uintptr_t *ip;
581 palkovsky 191
 
192
    __asm__ volatile (
193
        "mov %%rip, %0"
194
        : "=r" (ip)
195
        );
196
    return ip;
197
}
198
 
597 jermar 199
/** Invalidate TLB Entry.
200
 *
201
 * @param addr Address on a page whose TLB entry is to be invalidated.
202
 */
1780 jermar 203
static inline void invlpg(uintptr_t addr)
597 jermar 204
{
1780 jermar 205
    __asm__ volatile ("invlpg %0\n" :: "m" (*((unative_t *)addr)));
597 jermar 206
}
581 palkovsky 207
 
1186 jermar 208
/** Load GDTR register from memory.
209
 *
210
 * @param gdtr_reg Address of memory from where to load GDTR.
211
 */
212
static inline void gdtr_load(struct ptr_16_64 *gdtr_reg)
213
{
1251 jermar 214
    __asm__ volatile ("lgdtq %0\n" : : "m" (*gdtr_reg));
1186 jermar 215
}
216
 
217
/** Store GDTR register to memory.
218
 *
219
 * @param gdtr_reg Address of memory to where to load GDTR.
220
 */
221
static inline void gdtr_store(struct ptr_16_64 *gdtr_reg)
222
{
1251 jermar 223
    __asm__ volatile ("sgdtq %0\n" : : "m" (*gdtr_reg));
1186 jermar 224
}
225
 
226
/** Load IDTR register from memory.
227
 *
228
 * @param idtr_reg Address of memory from where to load IDTR.
229
 */
230
static inline void idtr_load(struct ptr_16_64 *idtr_reg)
231
{
1251 jermar 232
    __asm__ volatile ("lidtq %0\n" : : "m" (*idtr_reg));
1186 jermar 233
}
234
 
235
/** Load TR from descriptor table.
236
 *
237
 * @param sel Selector specifying descriptor of TSS segment.
238
 */
1780 jermar 239
static inline void tr_load(uint16_t sel)
1186 jermar 240
{
241
    __asm__ volatile ("ltr %0" : : "r" (sel));
242
}
243
 
1780 jermar 244
#define GEN_READ_REG(reg) static inline unative_t read_ ##reg (void) \
1072 palkovsky 245
    { \
1780 jermar 246
    unative_t res; \
1072 palkovsky 247
    __asm__ volatile ("movq %%" #reg ", %0" : "=r" (res) ); \
248
    return res; \
249
    }
250
 
1780 jermar 251
#define GEN_WRITE_REG(reg) static inline void write_ ##reg (unative_t regn) \
1072 palkovsky 252
    { \
253
    __asm__ volatile ("movq %0, %%" #reg : : "r" (regn)); \
254
    }
255
 
256
GEN_READ_REG(cr0);
257
GEN_READ_REG(cr2);
258
GEN_READ_REG(cr3);
259
GEN_WRITE_REG(cr3);
260
 
261
GEN_READ_REG(dr0);
262
GEN_READ_REG(dr1);
263
GEN_READ_REG(dr2);
264
GEN_READ_REG(dr3);
265
GEN_READ_REG(dr6);
266
GEN_READ_REG(dr7);
267
 
268
GEN_WRITE_REG(dr0);
269
GEN_WRITE_REG(dr1);
270
GEN_WRITE_REG(dr2);
271
GEN_WRITE_REG(dr3);
272
GEN_WRITE_REG(dr6);
273
GEN_WRITE_REG(dr7);
274
 
206 palkovsky 275
extern size_t interrupt_handler_size;
276
extern void interrupt_handlers(void);
277
 
173 jermar 278
#endif
1702 cejka 279
 
1888 jermar 280
/** @}
1702 cejka 281
 */