Subversion Repositories HelenOS

Rev

Rev 1962 | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 jermar 1
/*
319 jermar 2
 * Copyright (C) 2003-2004 Jakub Jermar
1 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
341 jermar 29
#ifndef __mips32_CP0_H__
30
#define __mips32_CP0_H__
1 jermar 31
 
32
#include <arch/types.h>
391 jermar 33
#include <arch/mm/tlb.h>
1 jermar 34
 
35
#define cp0_status_ie_enabled_bit   (1<<0)
36
#define cp0_status_exl_exception_bit    (1<<1)
37
#define cp0_status_erl_error_bit    (1<<2)
326 palkovsky 38
#define cp0_status_um_bit           (1<<4)
1 jermar 39
#define cp0_status_bev_bootstrap_bit    (1<<22)
326 palkovsky 40
#define cp0_status_fpu_bit              (1<<29)
1 jermar 41
 
329 palkovsky 42
#define cp0_status_im_shift     8
43
#define cp0_status_im_mask              0xff00
44
 
330 palkovsky 45
#define cp0_cause_excno(cause) ((cause >> 2) & 0x1f)
46
#define cp0_cause_coperr(cause) ((cause >> 28) & 0x3)
47
 
48
#define fpu_cop_id 1
49
 
1 jermar 50
/*
51
 * Magic value for use in msim.
52
 * On AMD Duron 800Mhz, this roughly seems like one us.
53
 */
54
#define cp0_compare_value       10000
55
 
329 palkovsky 56
#define cp0_mask_all_int() cp0_status_write(cp0_status_read() & ~(cp0_status_im_mask))
57
#define cp0_unmask_all_int() cp0_status_write(cp0_status_read() | cp0_status_im_mask)
58
#define cp0_mask_int(it) cp0_status_write(cp0_status_read() & ~(1<<(cp0_status_im_shift+(it))))
59
#define cp0_unmask_int(it) cp0_status_write(cp0_status_read() | (1<<(cp0_status_im_shift+(it))))
326 palkovsky 60
 
1 jermar 61
extern  __u32 cp0_index_read(void);
389 jermar 62
extern void cp0_index_write(__u32 val);
1 jermar 63
 
64
extern __u32 cp0_random_read(void);
65
 
66
extern __u32 cp0_entry_lo0_read(void);
67
extern void cp0_entry_lo0_write(__u32 val);
68
 
69
extern __u32 cp0_entry_lo1_read(void);
70
extern void cp0_entry_lo1_write(__u32 val);
71
 
72
extern __u32 cp0_context_read(void);
73
extern void cp0_context_write(__u32 val);
74
 
75
extern __u32 cp0_pagemask_read(void);
76
extern void cp0_pagemask_write(__u32 val);
77
 
78
extern __u32 cp0_wired_read(void);
79
extern void cp0_wired_write(__u32 val);
80
 
81
extern __u32 cp0_badvaddr_read(void);
82
 
83
extern volatile __u32 cp0_count_read(void);
84
extern void cp0_count_write(__u32 val);
85
 
86
extern volatile __u32 cp0_entry_hi_read(void);
87
extern void cp0_entry_hi_write(__u32 val);
88
 
89
extern volatile __u32 cp0_compare_read(void);
90
extern void cp0_compare_write(__u32 val);
91
 
92
extern __u32 cp0_status_read(void);
93
extern void cp0_status_write(__u32 val);
94
 
95
extern __u32 cp0_cause_read(void);
96
extern void cp0_cause_write(__u32 val);
97
 
98
extern __u32 cp0_epc_read(void);
99
extern void cp0_epc_write(__u32 val);
100
 
101
extern __u32 cp0_prid_read(void);
102
 
103
#endif