Subversion Repositories HelenOS-historic

Rev

Rev 664 | Rev 883 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
418 jermar 1
/*
2
 * Copyright (C) 2005 Jakub Jermar
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
29
#ifndef __sparc64_ASM_H__
30
#define __sparc64_ASM_H__
31
 
650 jermar 32
#include <typedefs.h>
418 jermar 33
#include <arch/types.h>
650 jermar 34
#include <arch/register.h>
418 jermar 35
#include <config.h>
36
 
650 jermar 37
/** Read Processor State register.
38
 *
39
 * @return Value of PSTATE register.
40
 */
41
static inline __u64 pstate_read(void)
42
{
43
    __u64 v;
44
 
45
    __asm__ volatile ("rdpr %%pstate, %0\n" : "=r" (v));
46
 
47
    return v;
48
}
49
 
50
/** Write Processor State register.
51
 *
52
 * @param New value of PSTATE register.
53
 */
54
static inline void pstate_write(__u64 v)
55
{
56
    __asm__ volatile ("wrpr %0, %1, %%pstate\n" : : "r" (v), "i" (0));
57
}
58
 
658 jermar 59
/** Read TICK_compare Register.
60
 *
61
 * @return Value of TICK_comapre register.
62
 */
63
static inline __u64 tick_compare_read(void)
64
{
65
    __u64 v;
66
 
67
    __asm__ volatile ("rd %%tick_cmpr, %0\n" : "=r" (v));
68
 
69
    return v;
70
}
650 jermar 71
 
658 jermar 72
/** Write TICK_compare Register.
73
 *
74
 * @param New value of TICK_comapre register.
75
 */
76
static inline void tick_compare_write(__u64 v)
77
{
78
    __asm__ volatile ("wr %0, %1, %%tick_cmpr\n" : : "r" (v), "i" (0));
79
}
80
 
81
/** Read TICK Register.
82
 *
83
 * @return Value of TICK register.
84
 */
85
static inline __u64 tick_read(void)
86
{
87
    __u64 v;
88
 
89
    __asm__ volatile ("rdpr %%tick, %0\n" : "=r" (v));
90
 
91
    return v;
92
}
93
 
94
/** Write TICK Register.
95
 *
96
 * @param New value of TICK register.
97
 */
98
static inline void tick_write(__u64 v)
99
{
100
    __asm__ volatile ("wrpr %0, %1, %%tick\n" : : "r" (v), "i" (0));
101
}
102
 
664 jermar 103
/** Read SOFTINT Register.
104
 *
105
 * @return Value of SOFTINT register.
106
 */
107
static inline __u64 softint_read(void)
108
{
109
    __u64 v;
658 jermar 110
 
664 jermar 111
    __asm__ volatile ("rd %%softint, %0\n" : "=r" (v));
112
 
113
    return v;
114
}
115
 
116
/** Write SOFTINT Register.
117
 *
118
 * @param New value of SOFTINT register.
119
 */
120
static inline void softint_write(__u64 v)
121
{
122
    __asm__ volatile ("wr %0, %1, %%softint\n" : : "r" (v), "i" (0));
123
}
124
 
665 jermar 125
/** Write CLEAR_SOFTINT Register.
126
 *
127
 * Bits set in CLEAR_SOFTINT register will be cleared in SOFTINT register.
128
 *
129
 * @param New value of CLEAR_SOFTINT register.
130
 */
131
static inline void clear_softint_write(__u64 v)
132
{
133
    __asm__ volatile ("wr %0, %1, %%clear_softint\n" : : "r" (v), "i" (0));
134
}
135
 
418 jermar 136
/** Enable interrupts.
137
 *
138
 * Enable interrupts and return previous
139
 * value of IPL.
140
 *
141
 * @return Old interrupt priority level.
142
 */
143
static inline ipl_t interrupts_enable(void) {
650 jermar 144
    pstate_reg_t pstate;
145
    __u64 value;
146
 
147
    value = pstate_read();
148
    pstate.value = value;
149
    pstate.ie = true;
150
    pstate_write(pstate.value);
151
 
152
    return (ipl_t) value;
418 jermar 153
}
154
 
155
/** Disable interrupts.
156
 *
157
 * Disable interrupts and return previous
158
 * value of IPL.
159
 *
160
 * @return Old interrupt priority level.
161
 */
162
static inline ipl_t interrupts_disable(void) {
650 jermar 163
    pstate_reg_t pstate;
164
    __u64 value;
165
 
166
    value = pstate_read();
167
    pstate.value = value;
168
    pstate.ie = false;
169
    pstate_write(pstate.value);
170
 
171
    return (ipl_t) value;
418 jermar 172
}
173
 
174
/** Restore interrupt priority level.
175
 *
176
 * Restore IPL.
177
 *
178
 * @param ipl Saved interrupt priority level.
179
 */
180
static inline void interrupts_restore(ipl_t ipl) {
650 jermar 181
    pstate_reg_t pstate;
182
 
183
    pstate.value = pstate_read();
184
    pstate.ie = ((pstate_reg_t) ipl).ie;
185
    pstate_write(pstate.value);
418 jermar 186
}
187
 
188
/** Return interrupt priority level.
189
 *
190
 * Return IPL.
191
 *
192
 * @return Current interrupt priority level.
193
 */
194
static inline ipl_t interrupts_read(void) {
650 jermar 195
    return (ipl_t) pstate_read();
418 jermar 196
}
197
 
198
/** Return base address of current stack.
199
 *
200
 * Return the base address of the current stack.
201
 * The stack is assumed to be STACK_SIZE bytes long.
202
 * The stack must start on page boundary.
203
 */
204
static inline __address get_stack_base(void)
205
{
426 jermar 206
    __address v;
207
 
650 jermar 208
    __asm__ volatile ("and %%sp, %1, %0\n" : "=r" (v) : "r" (~(STACK_SIZE-1)));
426 jermar 209
 
210
    return v;
418 jermar 211
}
212
 
640 jermar 213
/** Read Version Register.
214
 *
215
 * @return Value of VER register.
216
 */
217
static inline __u64 ver_read(void)
218
{
219
    __u64 v;
220
 
221
    __asm__ volatile ("rdpr %%ver, %0\n" : "=r" (v));
222
 
223
    return v;
224
}
225
 
529 jermar 226
/** Read Trap Base Address register.
227
 *
228
 * @return Current value in TBA.
229
 */
230
static inline __u64 tba_read(void)
231
{
232
    __u64 v;
233
 
234
    __asm__ volatile ("rdpr %%tba, %0\n" : "=r" (v));
235
 
236
    return v;
237
}
238
 
239
/** Write Trap Base Address register.
240
 *
241
 * @param New value of TBA.
242
 */
243
static inline void tba_write(__u64 v)
244
{
245
    __asm__ volatile ("wrpr %0, %1, %%tba\n" : : "r" (v), "i" (0));
246
}
247
 
569 jermar 248
/** Load __u64 from alternate space.
249
 *
250
 * @param asi ASI determining the alternate space.
251
 * @param va Virtual address within the ASI.
252
 *
253
 * @return Value read from the virtual address in the specified address space.
254
 */
255
static inline __u64 asi_u64_read(asi_t asi, __address va)
256
{
257
    __u64 v;
258
 
259
    __asm__ volatile ("ldxa [%1] %2, %0\n" : "=r" (v) : "r" (va), "i" (asi));
260
 
261
    return v;
262
}
529 jermar 263
 
569 jermar 264
/** Store __u64 to alternate space.
265
 *
266
 * @param asi ASI determining the alternate space.
267
 * @param va Virtual address within the ASI.
268
 * @param v Value to be written.
269
 */
270
static inline void asi_u64_write(asi_t asi, __address va, __u64 v)
271
{
613 jermar 272
    __asm__ volatile ("stxa %0, [%1] %2\n" : :  "r" (v), "r" (va), "i" (asi) : "memory");
569 jermar 273
}
274
 
658 jermar 275
 
276
 
418 jermar 277
void cpu_halt(void);
278
void cpu_sleep(void);
279
void asm_delay_loop(__u32 t);
280
 
281
#endif