Subversion Repositories HelenOS

Rev

Rev 2787 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
153 jermar 1
/*
2071 jermar 2
 * Copyright (c) 2005 Jakub Jermar
153 jermar 3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
7
 * are met:
8
 *
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
28
 
1888 jermar 29
/** @addtogroup ia32   
1702 cejka 30
 * @{
31
 */
32
/** @file
33
 */
34
 
1888 jermar 35
#ifndef KERN_ia32_BARRIER_H_
36
#define KERN_ia32_BARRIER_H_
153 jermar 37
 
38
/*
39
 * NOTE:
40
 * No barriers for critical section (i.e. spinlock) on IA-32 are needed:
41
 * - spinlock_lock() and spinlock_trylock() use serializing XCHG instruction
42
 * - writes cannot pass reads on IA-32 => spinlock_unlock() needs no barriers
43
 */
44
 
45
/*
46
 * Provisions are made to prevent compiler from reordering instructions itself.
47
 */
48
 
2082 decky 49
#define CS_ENTER_BARRIER()  asm volatile ("" ::: "memory")
50
#define CS_LEAVE_BARRIER()  asm volatile ("" ::: "memory")
153 jermar 51
 
469 jermar 52
static inline void cpuid_serialization(void)
53
{
2082 decky 54
    asm volatile (
469 jermar 55
        "xorl %%eax, %%eax\n"
56
        "cpuid\n"
57
        ::: "eax", "ebx", "ecx", "edx", "memory"
58
    );
59
}
60
 
468 decky 61
#ifdef CONFIG_FENCES_P4
2082 decky 62
#   define memory_barrier()     asm volatile ("mfence\n" ::: "memory")
63
#   define read_barrier()       asm volatile ("lfence\n" ::: "memory")
470 jermar 64
#   ifdef CONFIG_WEAK_MEMORY
2082 decky 65
#       define write_barrier()  asm volatile ("sfence\n" ::: "memory")
470 jermar 66
#   else
2082 decky 67
#       define write_barrier()  asm volatile( "" ::: "memory");
470 jermar 68
#   endif
468 decky 69
#elif CONFIG_FENCES_P3
469 jermar 70
#   define memory_barrier()     cpuid_serialization()
71
#   define read_barrier()       cpuid_serialization()
470 jermar 72
#   ifdef CONFIG_WEAK_MEMORY
2082 decky 73
#       define write_barrier()  asm volatile ("sfence\n" ::: "memory")
470 jermar 74
#   else
2082 decky 75
#       define write_barrier()  asm volatile( "" ::: "memory");
470 jermar 76
#   endif
469 jermar 77
#else
78
#   define memory_barrier()     cpuid_serialization()
79
#   define read_barrier()       cpuid_serialization()
470 jermar 80
#   ifdef CONFIG_WEAK_MEMORY
81
#       define write_barrier()  cpuid_serialization()
82
#   else
2082 decky 83
#       define write_barrier()  asm volatile( "" ::: "memory");
470 jermar 84
#   endif
153 jermar 85
#endif
423 decky 86
 
3424 svoboda 87
/*
88
 * On ia32, the hardware takes care about instruction and data cache coherence,
89
 * even on SMP systems.  We issue a write barrier to be sure that writes
90
 * queueing in the store buffer drain to the memory (even though it would be
91
 * sufficient for them to drain to the D-cache).
92
 */
93
#define smc_coherence(a)        write_barrier()
94
#define smc_coherence_block(a, l)   write_barrier()
95
 
423 decky 96
#endif
1702 cejka 97
 
1888 jermar 98
/** @}
1702 cejka 99
 */