Rev 3742 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
570 | jermar | 1 | /* |
2071 | jermar | 2 | * Copyright (c) 2005 Jakub Jermar |
570 | jermar | 3 | * All rights reserved. |
4 | * |
||
5 | * Redistribution and use in source and binary forms, with or without |
||
6 | * modification, are permitted provided that the following conditions |
||
7 | * are met: |
||
8 | * |
||
9 | * - Redistributions of source code must retain the above copyright |
||
10 | * notice, this list of conditions and the following disclaimer. |
||
11 | * - Redistributions in binary form must reproduce the above copyright |
||
12 | * notice, this list of conditions and the following disclaimer in the |
||
13 | * documentation and/or other materials provided with the distribution. |
||
14 | * - The name of the author may not be used to endorse or promote products |
||
15 | * derived from this software without specific prior written permission. |
||
16 | * |
||
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
27 | */ |
||
28 | |||
1792 | jermar | 29 | /** @addtogroup sparc64mm |
1702 | cejka | 30 | * @{ |
31 | */ |
||
32 | /** @file |
||
33 | */ |
||
34 | |||
570 | jermar | 35 | #include <arch/mm/tlb.h> |
3743 | rimsky | 36 | #include <arch/mm/sun4u/tlb.h> |
570 | jermar | 37 | #include <mm/tlb.h> |
1851 | jermar | 38 | #include <mm/as.h> |
39 | #include <mm/asid.h> |
||
619 | jermar | 40 | #include <arch/mm/frame.h> |
41 | #include <arch/mm/page.h> |
||
3743 | rimsky | 42 | #include <arch/mm/sun4u/mmu.h> |
1851 | jermar | 43 | #include <arch/interrupt.h> |
1870 | jermar | 44 | #include <interrupt.h> |
1851 | jermar | 45 | #include <arch.h> |
570 | jermar | 46 | #include <print.h> |
617 | jermar | 47 | #include <arch/types.h> |
619 | jermar | 48 | #include <config.h> |
630 | jermar | 49 | #include <arch/trap/trap.h> |
1880 | jermar | 50 | #include <arch/trap/exception.h> |
863 | jermar | 51 | #include <panic.h> |
873 | jermar | 52 | #include <arch/asm.h> |
894 | jermar | 53 | |
1891 | jermar | 54 | #ifdef CONFIG_TSB |
55 | #include <arch/mm/tsb.h> |
||
56 | #endif |
||
57 | |||
3742 | rimsky | 58 | static void dtlb_pte_copy(pte_t *, index_t, bool); |
59 | static void itlb_pte_copy(pte_t *, index_t); |
||
60 | static void do_fast_instruction_access_mmu_miss_fault(istate_t *, const char *); |
||
61 | static void do_fast_data_access_mmu_miss_fault(istate_t *, tlb_tag_access_reg_t, |
||
62 | const char *); |
||
63 | static void do_fast_data_access_protection_fault(istate_t *, |
||
64 | tlb_tag_access_reg_t, const char *); |
||
1851 | jermar | 65 | |
873 | jermar | 66 | char *context_encoding[] = { |
67 | "Primary", |
||
68 | "Secondary", |
||
69 | "Nucleus", |
||
70 | "Reserved" |
||
71 | }; |
||
72 | |||
570 | jermar | 73 | void tlb_arch_init(void) |
74 | { |
||
1793 | jermar | 75 | /* |
1905 | jermar | 76 | * Invalidate all non-locked DTLB and ITLB entries. |
1793 | jermar | 77 | */ |
1905 | jermar | 78 | tlb_invalidate_all(); |
1946 | jermar | 79 | |
80 | /* |
||
81 | * Clear both SFSRs. |
||
82 | */ |
||
83 | dtlb_sfsr_write(0); |
||
84 | itlb_sfsr_write(0); |
||
897 | jermar | 85 | } |
873 | jermar | 86 | |
897 | jermar | 87 | /** Insert privileged mapping into DMMU TLB. |
88 | * |
||
3742 | rimsky | 89 | * @param page Virtual page address. |
90 | * @param frame Physical frame address. |
||
91 | * @param pagesize Page size. |
||
92 | * @param locked True for permanent mappings, false otherwise. |
||
93 | * @param cacheable True if the mapping is cacheable, false otherwise. |
||
897 | jermar | 94 | */ |
2141 | jermar | 95 | void dtlb_insert_mapping(uintptr_t page, uintptr_t frame, int pagesize, |
96 | bool locked, bool cacheable) |
||
897 | jermar | 97 | { |
98 | tlb_tag_access_reg_t tag; |
||
99 | tlb_data_t data; |
||
100 | page_address_t pg; |
||
101 | frame_address_t fr; |
||
873 | jermar | 102 | |
897 | jermar | 103 | pg.address = page; |
104 | fr.address = frame; |
||
873 | jermar | 105 | |
3493 | rimsky | 106 | tag.context = ASID_KERNEL; |
894 | jermar | 107 | tag.vpn = pg.vpn; |
108 | |||
109 | dtlb_tag_access_write(tag.value); |
||
110 | |||
111 | data.value = 0; |
||
112 | data.v = true; |
||
897 | jermar | 113 | data.size = pagesize; |
894 | jermar | 114 | data.pfn = fr.pfn; |
897 | jermar | 115 | data.l = locked; |
116 | data.cp = cacheable; |
||
2009 | jermar | 117 | #ifdef CONFIG_VIRT_IDX_DCACHE |
897 | jermar | 118 | data.cv = cacheable; |
2009 | jermar | 119 | #endif /* CONFIG_VIRT_IDX_DCACHE */ |
894 | jermar | 120 | data.p = true; |
121 | data.w = true; |
||
1868 | jermar | 122 | data.g = false; |
894 | jermar | 123 | |
124 | dtlb_data_in_write(data.value); |
||
570 | jermar | 125 | } |
126 | |||
1852 | jermar | 127 | /** Copy PTE to TLB. |
128 | * |
||
3742 | rimsky | 129 | * @param t Page Table Entry to be copied. |
130 | * @param index Zero if lower 8K-subpage, one if higher 8K-subpage. |
||
131 | * @param ro If true, the entry will be created read-only, regardless |
||
132 | * of its w field. |
||
1852 | jermar | 133 | */ |
2141 | jermar | 134 | void dtlb_pte_copy(pte_t *t, index_t index, bool ro) |
1851 | jermar | 135 | { |
1852 | jermar | 136 | tlb_tag_access_reg_t tag; |
137 | tlb_data_t data; |
||
138 | page_address_t pg; |
||
139 | frame_address_t fr; |
||
140 | |||
2141 | jermar | 141 | pg.address = t->page + (index << MMU_PAGE_WIDTH); |
142 | fr.address = t->frame + (index << MMU_PAGE_WIDTH); |
||
1852 | jermar | 143 | |
144 | tag.value = 0; |
||
145 | tag.context = t->as->asid; |
||
146 | tag.vpn = pg.vpn; |
||
2141 | jermar | 147 | |
1852 | jermar | 148 | dtlb_tag_access_write(tag.value); |
2141 | jermar | 149 | |
1852 | jermar | 150 | data.value = 0; |
151 | data.v = true; |
||
152 | data.size = PAGESIZE_8K; |
||
153 | data.pfn = fr.pfn; |
||
154 | data.l = false; |
||
155 | data.cp = t->c; |
||
2009 | jermar | 156 | #ifdef CONFIG_VIRT_IDX_DCACHE |
1852 | jermar | 157 | data.cv = t->c; |
2009 | jermar | 158 | #endif /* CONFIG_VIRT_IDX_DCACHE */ |
1864 | jermar | 159 | data.p = t->k; /* p like privileged */ |
1852 | jermar | 160 | data.w = ro ? false : t->w; |
161 | data.g = t->g; |
||
2141 | jermar | 162 | |
1852 | jermar | 163 | dtlb_data_in_write(data.value); |
1851 | jermar | 164 | } |
165 | |||
1891 | jermar | 166 | /** Copy PTE to ITLB. |
167 | * |
||
3742 | rimsky | 168 | * @param t Page Table Entry to be copied. |
169 | * @param index Zero if lower 8K-subpage, one if higher 8K-subpage. |
||
1891 | jermar | 170 | */ |
2141 | jermar | 171 | void itlb_pte_copy(pte_t *t, index_t index) |
1852 | jermar | 172 | { |
173 | tlb_tag_access_reg_t tag; |
||
174 | tlb_data_t data; |
||
175 | page_address_t pg; |
||
176 | frame_address_t fr; |
||
177 | |||
2141 | jermar | 178 | pg.address = t->page + (index << MMU_PAGE_WIDTH); |
179 | fr.address = t->frame + (index << MMU_PAGE_WIDTH); |
||
1852 | jermar | 180 | |
181 | tag.value = 0; |
||
182 | tag.context = t->as->asid; |
||
183 | tag.vpn = pg.vpn; |
||
184 | |||
185 | itlb_tag_access_write(tag.value); |
||
186 | |||
187 | data.value = 0; |
||
188 | data.v = true; |
||
189 | data.size = PAGESIZE_8K; |
||
190 | data.pfn = fr.pfn; |
||
191 | data.l = false; |
||
192 | data.cp = t->c; |
||
1864 | jermar | 193 | data.p = t->k; /* p like privileged */ |
1852 | jermar | 194 | data.w = false; |
195 | data.g = t->g; |
||
196 | |||
197 | itlb_data_in_write(data.value); |
||
198 | } |
||
199 | |||
863 | jermar | 200 | /** ITLB miss handler. */ |
2231 | jermar | 201 | void fast_instruction_access_mmu_miss(unative_t unused, istate_t *istate) |
863 | jermar | 202 | { |
1852 | jermar | 203 | uintptr_t va = ALIGN_DOWN(istate->tpc, PAGE_SIZE); |
2141 | jermar | 204 | index_t index = (istate->tpc >> MMU_PAGE_WIDTH) % MMU_PAGES_PER_PAGE; |
1852 | jermar | 205 | pte_t *t; |
206 | |||
207 | page_table_lock(AS, true); |
||
208 | t = page_mapping_find(AS, va); |
||
209 | if (t && PTE_EXECUTABLE(t)) { |
||
210 | /* |
||
211 | * The mapping was found in the software page hash table. |
||
212 | * Insert it into ITLB. |
||
213 | */ |
||
214 | t->a = true; |
||
2141 | jermar | 215 | itlb_pte_copy(t, index); |
1891 | jermar | 216 | #ifdef CONFIG_TSB |
2141 | jermar | 217 | itsb_pte_copy(t, index); |
1891 | jermar | 218 | #endif |
1852 | jermar | 219 | page_table_unlock(AS, true); |
220 | } else { |
||
221 | /* |
||
2048 | jermar | 222 | * Forward the page fault to the address space page fault |
223 | * handler. |
||
1852 | jermar | 224 | */ |
225 | page_table_unlock(AS, true); |
||
226 | if (as_page_fault(va, PF_ACCESS_EXEC, istate) == AS_PF_FAULT) { |
||
2048 | jermar | 227 | do_fast_instruction_access_mmu_miss_fault(istate, |
2462 | jermar | 228 | __func__); |
1852 | jermar | 229 | } |
230 | } |
||
863 | jermar | 231 | } |
232 | |||
1851 | jermar | 233 | /** DTLB miss handler. |
234 | * |
||
2048 | jermar | 235 | * Note that some faults (e.g. kernel faults) were already resolved by the |
236 | * low-level, assembly language part of the fast_data_access_mmu_miss handler. |
||
2231 | jermar | 237 | * |
3742 | rimsky | 238 | * @param tag Content of the TLB Tag Access register as it existed |
239 | * when the trap happened. This is to prevent confusion |
||
240 | * created by clobbered Tag Access register during a nested |
||
241 | * DTLB miss. |
||
242 | * @param istate Interrupted state saved on the stack. |
||
1851 | jermar | 243 | */ |
2231 | jermar | 244 | void fast_data_access_mmu_miss(tlb_tag_access_reg_t tag, istate_t *istate) |
863 | jermar | 245 | { |
1851 | jermar | 246 | uintptr_t va; |
2141 | jermar | 247 | index_t index; |
1851 | jermar | 248 | pte_t *t; |
883 | jermar | 249 | |
2141 | jermar | 250 | va = ALIGN_DOWN((uint64_t) tag.vpn << MMU_PAGE_WIDTH, PAGE_SIZE); |
251 | index = tag.vpn % MMU_PAGES_PER_PAGE; |
||
1865 | jermar | 252 | |
1851 | jermar | 253 | if (tag.context == ASID_KERNEL) { |
254 | if (!tag.vpn) { |
||
255 | /* NULL access in kernel */ |
||
2048 | jermar | 256 | do_fast_data_access_mmu_miss_fault(istate, tag, |
2462 | jermar | 257 | __func__); |
1851 | jermar | 258 | } |
2048 | jermar | 259 | do_fast_data_access_mmu_miss_fault(istate, tag, "Unexpected " |
2141 | jermar | 260 | "kernel page fault."); |
1851 | jermar | 261 | } |
873 | jermar | 262 | |
1851 | jermar | 263 | page_table_lock(AS, true); |
264 | t = page_mapping_find(AS, va); |
||
265 | if (t) { |
||
266 | /* |
||
267 | * The mapping was found in the software page hash table. |
||
268 | * Insert it into DTLB. |
||
269 | */ |
||
1852 | jermar | 270 | t->a = true; |
2141 | jermar | 271 | dtlb_pte_copy(t, index, true); |
1891 | jermar | 272 | #ifdef CONFIG_TSB |
2141 | jermar | 273 | dtsb_pte_copy(t, index, true); |
1891 | jermar | 274 | #endif |
1851 | jermar | 275 | page_table_unlock(AS, true); |
276 | } else { |
||
277 | /* |
||
2141 | jermar | 278 | * Forward the page fault to the address space page fault |
279 | * handler. |
||
1851 | jermar | 280 | */ |
281 | page_table_unlock(AS, true); |
||
282 | if (as_page_fault(va, PF_ACCESS_READ, istate) == AS_PF_FAULT) { |
||
2048 | jermar | 283 | do_fast_data_access_mmu_miss_fault(istate, tag, |
2462 | jermar | 284 | __func__); |
1851 | jermar | 285 | } |
877 | jermar | 286 | } |
863 | jermar | 287 | } |
288 | |||
2231 | jermar | 289 | /** DTLB protection fault handler. |
290 | * |
||
3742 | rimsky | 291 | * @param tag Content of the TLB Tag Access register as it existed |
292 | * when the trap happened. This is to prevent confusion |
||
293 | * created by clobbered Tag Access register during a nested |
||
294 | * DTLB miss. |
||
295 | * @param istate Interrupted state saved on the stack. |
||
2231 | jermar | 296 | */ |
297 | void fast_data_access_protection(tlb_tag_access_reg_t tag, istate_t *istate) |
||
863 | jermar | 298 | { |
1859 | jermar | 299 | uintptr_t va; |
2141 | jermar | 300 | index_t index; |
1859 | jermar | 301 | pte_t *t; |
302 | |||
2141 | jermar | 303 | va = ALIGN_DOWN((uint64_t) tag.vpn << MMU_PAGE_WIDTH, PAGE_SIZE); |
304 | index = tag.vpn % MMU_PAGES_PER_PAGE; /* 16K-page emulation */ |
||
1859 | jermar | 305 | |
306 | page_table_lock(AS, true); |
||
307 | t = page_mapping_find(AS, va); |
||
308 | if (t && PTE_WRITABLE(t)) { |
||
309 | /* |
||
2048 | jermar | 310 | * The mapping was found in the software page hash table and is |
311 | * writable. Demap the old mapping and insert an updated mapping |
||
312 | * into DTLB. |
||
1859 | jermar | 313 | */ |
314 | t->a = true; |
||
315 | t->d = true; |
||
2141 | jermar | 316 | dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_SECONDARY, |
317 | va + index * MMU_PAGE_SIZE); |
||
318 | dtlb_pte_copy(t, index, false); |
||
1891 | jermar | 319 | #ifdef CONFIG_TSB |
2141 | jermar | 320 | dtsb_pte_copy(t, index, false); |
1891 | jermar | 321 | #endif |
1859 | jermar | 322 | page_table_unlock(AS, true); |
323 | } else { |
||
324 | /* |
||
2048 | jermar | 325 | * Forward the page fault to the address space page fault |
326 | * handler. |
||
1859 | jermar | 327 | */ |
328 | page_table_unlock(AS, true); |
||
329 | if (as_page_fault(va, PF_ACCESS_WRITE, istate) == AS_PF_FAULT) { |
||
2048 | jermar | 330 | do_fast_data_access_protection_fault(istate, tag, |
2462 | jermar | 331 | __func__); |
1859 | jermar | 332 | } |
333 | } |
||
863 | jermar | 334 | } |
335 | |||
3440 | rimsky | 336 | /** Print TLB entry (for debugging purposes). |
337 | * |
||
338 | * The diag field has been left out in order to make this function more generic |
||
339 | * (there is no diag field in US3 architeture). |
||
340 | * |
||
3742 | rimsky | 341 | * @param i TLB entry number |
342 | * @param t TLB entry tag |
||
343 | * @param d TLB entry data |
||
3440 | rimsky | 344 | */ |
345 | static void print_tlb_entry(int i, tlb_tag_read_reg_t t, tlb_data_t d) |
||
346 | { |
||
347 | printf("%d: vpn=%#llx, context=%d, v=%d, size=%d, nfo=%d, " |
||
348 | "ie=%d, soft2=%#x, pfn=%#x, soft=%#x, l=%d, " |
||
349 | "cp=%d, cv=%d, e=%d, p=%d, w=%d, g=%d\n", i, t.vpn, |
||
350 | t.context, d.v, d.size, d.nfo, d.ie, d.soft2, |
||
351 | d.pfn, d.soft, d.l, d.cp, d.cv, d.e, d.p, d.w, d.g); |
||
352 | } |
||
353 | |||
354 | #if defined (US) |
||
355 | |||
570 | jermar | 356 | /** Print contents of both TLBs. */ |
357 | void tlb_print(void) |
||
358 | { |
||
359 | int i; |
||
360 | tlb_data_t d; |
||
361 | tlb_tag_read_reg_t t; |
||
362 | |||
363 | printf("I-TLB contents:\n"); |
||
364 | for (i = 0; i < ITLB_ENTRY_COUNT; i++) { |
||
365 | d.value = itlb_data_access_read(i); |
||
613 | jermar | 366 | t.value = itlb_tag_read_read(i); |
3440 | rimsky | 367 | print_tlb_entry(i, t, d); |
570 | jermar | 368 | } |
369 | |||
370 | printf("D-TLB contents:\n"); |
||
371 | for (i = 0; i < DTLB_ENTRY_COUNT; i++) { |
||
372 | d.value = dtlb_data_access_read(i); |
||
613 | jermar | 373 | t.value = dtlb_tag_read_read(i); |
3440 | rimsky | 374 | print_tlb_entry(i, t, d); |
570 | jermar | 375 | } |
3440 | rimsky | 376 | } |
570 | jermar | 377 | |
3440 | rimsky | 378 | #elif defined (US3) |
379 | |||
380 | /** Print contents of all TLBs. */ |
||
381 | void tlb_print(void) |
||
382 | { |
||
383 | int i; |
||
384 | tlb_data_t d; |
||
385 | tlb_tag_read_reg_t t; |
||
386 | |||
3591 | rimsky | 387 | printf("TLB_ISMALL contents:\n"); |
388 | for (i = 0; i < tlb_ismall_size(); i++) { |
||
389 | d.value = dtlb_data_access_read(TLB_ISMALL, i); |
||
390 | t.value = dtlb_tag_read_read(TLB_ISMALL, i); |
||
3440 | rimsky | 391 | print_tlb_entry(i, t, d); |
392 | } |
||
393 | |||
3591 | rimsky | 394 | printf("TLB_IBIG contents:\n"); |
395 | for (i = 0; i < tlb_ibig_size(); i++) { |
||
396 | d.value = dtlb_data_access_read(TLB_IBIG, i); |
||
397 | t.value = dtlb_tag_read_read(TLB_IBIG, i); |
||
3440 | rimsky | 398 | print_tlb_entry(i, t, d); |
399 | } |
||
400 | |||
3591 | rimsky | 401 | printf("TLB_DSMALL contents:\n"); |
402 | for (i = 0; i < tlb_dsmall_size(); i++) { |
||
403 | d.value = dtlb_data_access_read(TLB_DSMALL, i); |
||
404 | t.value = dtlb_tag_read_read(TLB_DSMALL, i); |
||
3440 | rimsky | 405 | print_tlb_entry(i, t, d); |
406 | } |
||
407 | |||
3591 | rimsky | 408 | printf("TLB_DBIG_1 contents:\n"); |
409 | for (i = 0; i < tlb_dbig_size(); i++) { |
||
410 | d.value = dtlb_data_access_read(TLB_DBIG_0, i); |
||
411 | t.value = dtlb_tag_read_read(TLB_DBIG_0, i); |
||
3440 | rimsky | 412 | print_tlb_entry(i, t, d); |
413 | } |
||
414 | |||
3591 | rimsky | 415 | printf("TLB_DBIG_2 contents:\n"); |
416 | for (i = 0; i < tlb_dbig_size(); i++) { |
||
417 | d.value = dtlb_data_access_read(TLB_DBIG_1, i); |
||
418 | t.value = dtlb_tag_read_read(TLB_DBIG_1, i); |
||
3440 | rimsky | 419 | print_tlb_entry(i, t, d); |
420 | } |
||
570 | jermar | 421 | } |
617 | jermar | 422 | |
3440 | rimsky | 423 | #endif |
424 | |||
2141 | jermar | 425 | void do_fast_instruction_access_mmu_miss_fault(istate_t *istate, |
426 | const char *str) |
||
1852 | jermar | 427 | { |
1870 | jermar | 428 | fault_if_from_uspace(istate, "%s\n", str); |
1880 | jermar | 429 | dump_istate(istate); |
1852 | jermar | 430 | panic("%s\n", str); |
431 | } |
||
432 | |||
2141 | jermar | 433 | void do_fast_data_access_mmu_miss_fault(istate_t *istate, |
434 | tlb_tag_access_reg_t tag, const char *str) |
||
1851 | jermar | 435 | { |
436 | uintptr_t va; |
||
437 | |||
2141 | jermar | 438 | va = tag.vpn << MMU_PAGE_WIDTH; |
2231 | jermar | 439 | if (tag.context) { |
440 | fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, va, |
||
441 | tag.context); |
||
442 | } |
||
1880 | jermar | 443 | dump_istate(istate); |
1851 | jermar | 444 | printf("Faulting page: %p, ASID=%d\n", va, tag.context); |
445 | panic("%s\n", str); |
||
446 | } |
||
447 | |||
2141 | jermar | 448 | void do_fast_data_access_protection_fault(istate_t *istate, |
449 | tlb_tag_access_reg_t tag, const char *str) |
||
1859 | jermar | 450 | { |
451 | uintptr_t va; |
||
452 | |||
2141 | jermar | 453 | va = tag.vpn << MMU_PAGE_WIDTH; |
1859 | jermar | 454 | |
2231 | jermar | 455 | if (tag.context) { |
456 | fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, va, |
||
457 | tag.context); |
||
458 | } |
||
1859 | jermar | 459 | printf("Faulting page: %p, ASID=%d\n", va, tag.context); |
1880 | jermar | 460 | dump_istate(istate); |
1859 | jermar | 461 | panic("%s\n", str); |
462 | } |
||
463 | |||
1946 | jermar | 464 | void dump_sfsr_and_sfar(void) |
465 | { |
||
466 | tlb_sfsr_reg_t sfsr; |
||
467 | uintptr_t sfar; |
||
468 | |||
469 | sfsr.value = dtlb_sfsr_read(); |
||
470 | sfar = dtlb_sfar_read(); |
||
471 | |||
3493 | rimsky | 472 | #if defined (US) |
2048 | jermar | 473 | printf("DTLB SFSR: asi=%#x, ft=%#x, e=%d, ct=%d, pr=%d, w=%d, ow=%d, " |
2141 | jermar | 474 | "fv=%d\n", sfsr.asi, sfsr.ft, sfsr.e, sfsr.ct, sfsr.pr, sfsr.w, |
475 | sfsr.ow, sfsr.fv); |
||
3493 | rimsky | 476 | #elif defined (US3) |
3618 | rimsky | 477 | printf("DTLB SFSR: nf=%d, asi=%#x, tm=%d, ft=%#x, e=%d, ct=%d, pr=%d, " |
3742 | rimsky | 478 | "w=%d, ow=%d, fv=%d\n", sfsr.nf, sfsr.asi, sfsr.tm, sfsr.ft, |
479 | sfsr.e, sfsr.ct, sfsr.pr, sfsr.w, sfsr.ow, sfsr.fv); |
||
3493 | rimsky | 480 | #endif |
481 | |||
1946 | jermar | 482 | printf("DTLB SFAR: address=%p\n", sfar); |
483 | |||
484 | dtlb_sfsr_write(0); |
||
485 | } |
||
486 | |||
3440 | rimsky | 487 | #if defined (US3) |
488 | /** Invalidates given TLB entry if and only if it is non-locked or global. |
||
489 | * |
||
3742 | rimsky | 490 | * @param tlb TLB number (one of TLB_DSMALL, TLB_DBIG_0, TLB_DBIG_1, |
491 | * TLB_ISMALL, TLB_IBIG). |
||
492 | * @param entry Entry index within the given TLB. |
||
3440 | rimsky | 493 | */ |
494 | static void tlb_invalidate_entry(int tlb, index_t entry) |
||
495 | { |
||
496 | tlb_data_t d; |
||
497 | tlb_tag_read_reg_t t; |
||
498 | |||
3591 | rimsky | 499 | if (tlb == TLB_DSMALL || tlb == TLB_DBIG_0 || tlb == TLB_DBIG_1) { |
3440 | rimsky | 500 | d.value = dtlb_data_access_read(tlb, entry); |
501 | if (!d.l || d.g) { |
||
502 | t.value = dtlb_tag_read_read(tlb, entry); |
||
503 | d.v = false; |
||
504 | dtlb_tag_access_write(t.value); |
||
505 | dtlb_data_access_write(tlb, entry, d.value); |
||
506 | } |
||
3591 | rimsky | 507 | } else if (tlb == TLB_ISMALL || tlb == TLB_IBIG) { |
3440 | rimsky | 508 | d.value = itlb_data_access_read(tlb, entry); |
509 | if (!d.l || d.g) { |
||
510 | t.value = itlb_tag_read_read(tlb, entry); |
||
511 | d.v = false; |
||
512 | itlb_tag_access_write(t.value); |
||
513 | itlb_data_access_write(tlb, entry, d.value); |
||
514 | } |
||
515 | } |
||
516 | } |
||
517 | #endif |
||
518 | |||
617 | jermar | 519 | /** Invalidate all unlocked ITLB and DTLB entries. */ |
520 | void tlb_invalidate_all(void) |
||
521 | { |
||
522 | int i; |
||
3440 | rimsky | 523 | |
2078 | jermar | 524 | /* |
525 | * Walk all ITLB and DTLB entries and remove all unlocked mappings. |
||
526 | * |
||
527 | * The kernel doesn't use global mappings so any locked global mappings |
||
3440 | rimsky | 528 | * found must have been created by someone else. Their only purpose now |
2078 | jermar | 529 | * is to collide with proper mappings. Invalidate immediately. It should |
530 | * be safe to invalidate them as late as now. |
||
531 | */ |
||
532 | |||
3440 | rimsky | 533 | #if defined (US) |
534 | tlb_data_t d; |
||
535 | tlb_tag_read_reg_t t; |
||
536 | |||
617 | jermar | 537 | for (i = 0; i < ITLB_ENTRY_COUNT; i++) { |
538 | d.value = itlb_data_access_read(i); |
||
2078 | jermar | 539 | if (!d.l || d.g) { |
617 | jermar | 540 | t.value = itlb_tag_read_read(i); |
541 | d.v = false; |
||
542 | itlb_tag_access_write(t.value); |
||
543 | itlb_data_access_write(i, d.value); |
||
544 | } |
||
545 | } |
||
3440 | rimsky | 546 | |
617 | jermar | 547 | for (i = 0; i < DTLB_ENTRY_COUNT; i++) { |
548 | d.value = dtlb_data_access_read(i); |
||
2078 | jermar | 549 | if (!d.l || d.g) { |
617 | jermar | 550 | t.value = dtlb_tag_read_read(i); |
551 | d.v = false; |
||
552 | dtlb_tag_access_write(t.value); |
||
553 | dtlb_data_access_write(i, d.value); |
||
554 | } |
||
555 | } |
||
3440 | rimsky | 556 | |
557 | #elif defined (US3) |
||
558 | |||
3591 | rimsky | 559 | for (i = 0; i < tlb_ismall_size(); i++) |
560 | tlb_invalidate_entry(TLB_ISMALL, i); |
||
561 | for (i = 0; i < tlb_ibig_size(); i++) |
||
562 | tlb_invalidate_entry(TLB_IBIG, i); |
||
563 | for (i = 0; i < tlb_dsmall_size(); i++) |
||
564 | tlb_invalidate_entry(TLB_DSMALL, i); |
||
565 | for (i = 0; i < tlb_dbig_size(); i++) |
||
566 | tlb_invalidate_entry(TLB_DBIG_0, i); |
||
567 | for (i = 0; i < tlb_dbig_size(); i++) |
||
568 | tlb_invalidate_entry(TLB_DBIG_1, i); |
||
3440 | rimsky | 569 | #endif |
570 | |||
617 | jermar | 571 | } |
572 | |||
2048 | jermar | 573 | /** Invalidate all ITLB and DTLB entries that belong to specified ASID |
574 | * (Context). |
||
617 | jermar | 575 | * |
576 | * @param asid Address Space ID. |
||
577 | */ |
||
578 | void tlb_invalidate_asid(asid_t asid) |
||
579 | { |
||
1865 | jermar | 580 | tlb_context_reg_t pc_save, ctx; |
1860 | jermar | 581 | |
1865 | jermar | 582 | /* switch to nucleus because we are mapped by the primary context */ |
583 | nucleus_enter(); |
||
584 | |||
585 | ctx.v = pc_save.v = mmu_primary_context_read(); |
||
1860 | jermar | 586 | ctx.context = asid; |
1865 | jermar | 587 | mmu_primary_context_write(ctx.v); |
1860 | jermar | 588 | |
1865 | jermar | 589 | itlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_PRIMARY, 0); |
590 | dtlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_PRIMARY, 0); |
||
1860 | jermar | 591 | |
1865 | jermar | 592 | mmu_primary_context_write(pc_save.v); |
593 | |||
594 | nucleus_leave(); |
||
617 | jermar | 595 | } |
596 | |||
2048 | jermar | 597 | /** Invalidate all ITLB and DTLB entries for specified page range in specified |
598 | * address space. |
||
617 | jermar | 599 | * |
3742 | rimsky | 600 | * @param asid Address Space ID. |
601 | * @param page First page which to sweep out from ITLB and DTLB. |
||
602 | * @param cnt Number of ITLB and DTLB entries to invalidate. |
||
617 | jermar | 603 | */ |
1780 | jermar | 604 | void tlb_invalidate_pages(asid_t asid, uintptr_t page, count_t cnt) |
617 | jermar | 605 | { |
2745 | decky | 606 | unsigned int i; |
1865 | jermar | 607 | tlb_context_reg_t pc_save, ctx; |
727 | jermar | 608 | |
1865 | jermar | 609 | /* switch to nucleus because we are mapped by the primary context */ |
610 | nucleus_enter(); |
||
611 | |||
612 | ctx.v = pc_save.v = mmu_primary_context_read(); |
||
1860 | jermar | 613 | ctx.context = asid; |
1865 | jermar | 614 | mmu_primary_context_write(ctx.v); |
1860 | jermar | 615 | |
2141 | jermar | 616 | for (i = 0; i < cnt * MMU_PAGES_PER_PAGE; i++) { |
2134 | jermar | 617 | itlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_PRIMARY, |
2141 | jermar | 618 | page + i * MMU_PAGE_SIZE); |
2134 | jermar | 619 | dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_PRIMARY, |
2141 | jermar | 620 | page + i * MMU_PAGE_SIZE); |
727 | jermar | 621 | } |
1860 | jermar | 622 | |
1865 | jermar | 623 | mmu_primary_context_write(pc_save.v); |
624 | |||
625 | nucleus_leave(); |
||
617 | jermar | 626 | } |
1702 | cejka | 627 | |
1792 | jermar | 628 | /** @} |
3493 | rimsky | 629 | */ |