Rev 2071 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1889 | jermar | 1 | /* |
2071 | jermar | 2 | * Copyright (c) 2006 Jakub Jermar |
1889 | jermar | 3 | * All rights reserved. |
4 | * |
||
5 | * Redistribution and use in source and binary forms, with or without |
||
6 | * modification, are permitted provided that the following conditions |
||
7 | * are met: |
||
8 | * |
||
9 | * - Redistributions of source code must retain the above copyright |
||
10 | * notice, this list of conditions and the following disclaimer. |
||
11 | * - Redistributions in binary form must reproduce the above copyright |
||
12 | * notice, this list of conditions and the following disclaimer in the |
||
13 | * documentation and/or other materials provided with the distribution. |
||
14 | * - The name of the author may not be used to endorse or promote products |
||
15 | * derived from this software without specific prior written permission. |
||
16 | * |
||
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
27 | */ |
||
28 | |||
29 | /** @addtogroup sparc64mm |
||
30 | * @{ |
||
31 | */ |
||
32 | /** @file |
||
33 | */ |
||
34 | |||
35 | #ifndef KERN_sparc64_TSB_H_ |
||
36 | #define KERN_sparc64_TSB_H_ |
||
37 | |||
38 | /* |
||
39 | * ITSB abd DTSB will claim 64K of memory, which |
||
40 | * is a nice number considered that it is one of |
||
41 | * the page sizes supported by hardware, which, |
||
42 | * again, is nice because TSBs need to be locked |
||
43 | * in TLBs - only one TLB entry will do. |
||
44 | */ |
||
2048 | jermar | 45 | #define TSB_SIZE 2 /* when changing this, change |
46 | * as.c as well */ |
||
47 | #define ITSB_ENTRY_COUNT (512 * (1 << TSB_SIZE)) |
||
48 | #define DTSB_ENTRY_COUNT (512 * (1 << TSB_SIZE)) |
||
1889 | jermar | 49 | |
1891 | jermar | 50 | #define TSB_TAG_TARGET_CONTEXT_SHIFT 48 |
51 | |||
52 | #ifndef __ASM__ |
||
53 | |||
54 | #include <arch/mm/tte.h> |
||
55 | #include <arch/mm/mmu.h> |
||
56 | #include <arch/types.h> |
||
2089 | decky | 57 | #include <mm/as.h> |
1891 | jermar | 58 | |
1890 | jermar | 59 | /** TSB Base register. */ |
2089 | decky | 60 | typedef union tsb_base_reg { |
1890 | jermar | 61 | uint64_t value; |
62 | struct { |
||
63 | uint64_t base : 51; /**< TSB base address, bits 63:13. */ |
||
2048 | jermar | 64 | unsigned split : 1; /**< Split vs. common TSB for 8K and 64K |
65 | * pages. HelenOS uses only 8K pages |
||
66 | * for user mappings, so we always set |
||
67 | * this to 0. |
||
68 | */ |
||
1890 | jermar | 69 | unsigned : 9; |
2048 | jermar | 70 | unsigned size : 3; /**< TSB size. Number of entries is |
71 | * 512 * 2^size. */ |
||
1890 | jermar | 72 | } __attribute__ ((packed)); |
2089 | decky | 73 | } tsb_base_reg_t; |
1890 | jermar | 74 | |
75 | /** Read ITSB Base register. |
||
76 | * |
||
77 | * @return Content of the ITSB Base register. |
||
78 | */ |
||
79 | static inline uint64_t itsb_base_read(void) |
||
80 | { |
||
81 | return asi_u64_read(ASI_IMMU, VA_IMMU_TSB_BASE); |
||
82 | } |
||
83 | |||
84 | /** Read DTSB Base register. |
||
85 | * |
||
86 | * @return Content of the DTSB Base register. |
||
87 | */ |
||
88 | static inline uint64_t dtsb_base_read(void) |
||
89 | { |
||
90 | return asi_u64_read(ASI_DMMU, VA_DMMU_TSB_BASE); |
||
91 | } |
||
92 | |||
93 | /** Write ITSB Base register. |
||
94 | * |
||
95 | * @param v New content of the ITSB Base register. |
||
96 | */ |
||
97 | static inline void itsb_base_write(uint64_t v) |
||
98 | { |
||
99 | asi_u64_write(ASI_IMMU, VA_IMMU_TSB_BASE, v); |
||
100 | } |
||
101 | |||
102 | /** Write DTSB Base register. |
||
103 | * |
||
104 | * @param v New content of the DTSB Base register. |
||
105 | */ |
||
106 | static inline void dtsb_base_write(uint64_t v) |
||
107 | { |
||
108 | asi_u64_write(ASI_DMMU, VA_DMMU_TSB_BASE, v); |
||
109 | } |
||
110 | |||
1889 | jermar | 111 | extern void tsb_invalidate(as_t *as, uintptr_t page, count_t pages); |
1891 | jermar | 112 | extern void itsb_pte_copy(pte_t *t); |
113 | extern void dtsb_pte_copy(pte_t *t, bool ro); |
||
1889 | jermar | 114 | |
1891 | jermar | 115 | #endif /* !def __ASM__ */ |
116 | |||
1889 | jermar | 117 | #endif |
118 | |||
119 | /** @} |
||
120 | */ |