Subversion Repositories HelenOS

Rev

Rev 1691 | Rev 1702 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 jermar 1 
/*
2 
 * Copyright (C) 2001-2004 Jakub Jermar
3 
 * All rights reserved.
4 
 *
5 
 * Redistribution and use in source and binary forms, with or without
6 
 * modification, are permitted provided that the following conditions
7 
 * are met:
8 
 *
9 
 * - Redistributions of source code must retain the above copyright
10 
 *   notice, this list of conditions and the following disclaimer.
11 
 * - Redistributions in binary form must reproduce the above copyright
12 
 *   notice, this list of conditions and the following disclaimer in the
13 
 *   documentation and/or other materials provided with the distribution.
14 
 * - The name of the author may not be used to endorse or promote products
15 
 *   derived from this software without specific prior written permission.
16 
 *
17 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 
 */
28 
 
11 jermar 29 
#ifndef __ia32_ATOMIC_H__
30 
#define __ia32_ATOMIC_H__
1 jermar 31 
 
32 
#include <arch/types.h>
1100 palkovsky 33 
#include <arch/barrier.h>
34 
#include <preemption.h>
1104 jermar 35 
#include <typedefs.h>
1 jermar 36 
 
475 jermar 37 
static inline void atomic_inc(atomic_t *val) {
458 decky 38 
#ifdef CONFIG_SMP
625 palkovsky 39 
    __asm__ volatile ("lock incl %0\n" : "=m" (val->count));
115 jermar 40 
#else
625 palkovsky 41 
    __asm__ volatile ("incl %0\n" : "=m" (val->count));
458 decky 42 
#endif /* CONFIG_SMP */
115 jermar 43 
}
1 jermar 44 
 
475 jermar 45 
static inline void atomic_dec(atomic_t *val) {
458 decky 46 
#ifdef CONFIG_SMP
625 palkovsky 47 
    __asm__ volatile ("lock decl %0\n" : "=m" (val->count));
115 jermar 48 
#else
625 palkovsky 49 
    __asm__ volatile ("decl %0\n" : "=m" (val->count));
458 decky 50 
#endif /* CONFIG_SMP */
115 jermar 51 
}
52 
 
1104 jermar 53 
static inline long atomic_postinc(atomic_t *val)
477 vana 54 
{
1691 palkovsky 55 
    long r = 1;
627 jermar 56 
 
477 vana 57 
    __asm__ volatile (
1691 palkovsky 58 
        "lock xaddl %1, %0\n"
1697 palkovsky 59 
        : "=m" (val->count), "+r" (r)
477 vana 60 
    );
627 jermar 61 
 
477 vana 62 
    return r;
63 
}
64 
 
1104 jermar 65 
static inline long atomic_postdec(atomic_t *val)
477 vana 66 
{
1691 palkovsky 67 
    long r = -1;
627 jermar 68 
 
477 vana 69 
    __asm__ volatile (
1691 palkovsky 70 
        "lock xaddl %1, %0\n"
1697 palkovsky 71 
        : "=m" (val->count), "+r"(r)
477 vana 72 
    );
627 jermar 73 
 
477 vana 74 
    return r;
75 
}
76 
 
1024 jermar 77 
#define atomic_preinc(val) (atomic_postinc(val)+1)
78 
#define atomic_predec(val) (atomic_postdec(val)-1)
477 vana 79 
 
633 palkovsky 80 
static inline __u32 test_and_set(atomic_t *val) {
81 
    __u32 v;
115 jermar 82 
 
83 
    __asm__ volatile (
84 
        "movl $1, %0\n"
259 palkovsky 85 
        "xchgl %0, %1\n"
625 palkovsky 86 
        : "=r" (v),"=m" (val->count)
115 jermar 87 
    );
88 
 
89 
    return v;
90 
}
91 
 
1104 jermar 92 
/** ia32 specific fast spinlock */
1100 palkovsky 93 
static inline void atomic_lock_arch(atomic_t *val)
94 
{
95 
    __u32 tmp;
115 jermar 96 
 
1100 palkovsky 97 
    preemption_disable();
98 
    __asm__ volatile (
99 
        "0:;"
100 
#ifdef CONFIG_HT
101 
        "pause;" /* Pentium 4's HT love this instruction */
102 
#endif
103 
        "mov %0, %1;"
104 
        "testl %1, %1;"
1104 jermar 105 
        "jnz 0b;"       /* Lightweight looping on locked spinlock */
1100 palkovsky 106 
 
107 
        "incl %1;"      /* now use the atomic operation */
108 
        "xchgl %0, %1;"
109 
        "testl %1, %1;"
110 
        "jnz 0b;"
111 
                : "=m"(val->count),"=r"(tmp)
112 
        );
113 
    /*
114 
     * Prevent critical section code from bleeding out this way up.
115 
     */
116 
    CS_ENTER_BARRIER();
117 
}
1 jermar 118 
 
119 
#endif